专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20090129031A1 Planar Element Module, Manufacturing Method of Planar Element Module, and Planar Element Device 审中-公开
标题翻译：平面元件模块，平面元件模块的制造方法和平面元件装置
公开(公告)号：US20090129031A1
公开(公告)日：2009-05-21
申请号：US11663773
申请日：2005-09-27
申请人： Takao Someya , Takayasu Sakurai , Hiroshi Kawaguchi , Tsuyoshi Sekitani
发明人： Takao Someya , Takayasu Sakurai , Hiroshi Kawaguchi , Tsuyoshi Sekitani
IPC分类号： H05K7/00 , H05K3/00
CPC分类号： G01J5/20 , G01J1/02 , G01J1/0209 , G01J1/0271 , G01J1/4228 , G01J5/02 , G01J5/022 , G01J5/024 , G01J5/04 , G01J5/045 , G01J2005/0077 , G01L5/00 , Y10T29/49124
摘要： A flat pressure sensor of the invention is prepared by processing a thin film of a polymer material to have plurality of substantially square openings 24. A planar member 22 of the flat pressure sensor thus obtained has a net-like structure including multiple element formation areas 26 and multiple bridging areas 28 that respectively bridge the multiple element formation areas 26. Pressure sensor elements 30 are provided in the multiple element formation areas 26 of the planar member 22. A wiring to the pressure sensor elements 30 is formed on the multiple bridging areas 28. The net-like structure enables the flat pressure sensor to be stretched in diagonal directions without arrangement of the bridging areas 28 and to be deformed to a curved surface. The flat pressure sensor of the invention is thus attached to a curved surface, for example, a spherical surface.
摘要翻译：本发明的扁平压力传感器是通过加工聚合物材料的薄膜来制备的，以具有多个基本上为方形的开口24.如此获得的扁平压力传感器的平面构件22具有包括多个元件形成区域26的网状结构以及分别桥接多个元件形成区域26的多个桥接区域28.压力传感器元件30设置在平面构件22的多个元件形成区域26中。在多个桥接区域28上形成到压力传感器元件30的布线网状结构使得扁平压力传感器能够在对角线方向上被拉伸而不布置桥接区域28并且变形成弯曲表面。因此，本发明的扁平压力传感器被附接到弯曲表面，例如球形表面。

2. 发明申请

US20060039182A1 Self-aligned row-by-row dynamic VDD SRAM 失效
标题翻译：自对准逐行动态VDD SRAM
公开(公告)号：US20060039182A1
公开(公告)日：2006-02-23
申请号：US11205466
申请日：2005-08-16
申请人： Takayasu Sakurai , Hiroshi Kawaguchi , Robert Fayez
发明人： Takayasu Sakurai , Hiroshi Kawaguchi , Robert Fayez
IPC分类号： G11C11/00
CPC分类号： G11C11/413
摘要： A memory cell array includes a plurality of memory cells arranged in a matrix form. A word line and a power supply line respectively are connected in common to the plurality of memory cells arranged in each row. A power supply line/word line control circuit is connected to each word line and each power supply line. In accessing the plurality of memory cells row by row, the control circuit raises the voltage of the power supply line and, after the voltage of the power supply line reaches the high voltage at all the positions, starts activation of the word line. On the other hand, in turning from the access state to the non-access state, the control circuit deactivates the word line and, after the voltage of the word line changes to the ground voltage at all the positions, changes the voltage of the power supply line to the low voltage.
摘要翻译：存储单元阵列包括以矩阵形式布置的多个存储单元。字线和电源线分别连接到布置在每一行中的多个存储单元。电源线/字线控制电路连接到每个字线和每个电源线。在逐行访问多个存储单元时，控制电路提高电源线的电压，并且在所有位置的电源线的电压达到高电压之后，开始字线的激活。另一方面，在从访问状态转到非访问状态时，控制电路使字线停止，并且在字线的电压在所有位置变化为接地电压之后，改变电源的电压供电线路为低电压。

3. 发明授权

US07266035B2 Self-aligned row-by-row dynamic VDD SRAM 失效
标题翻译：自对准逐行动态VDD SRAM
公开(公告)号：US07266035B2
公开(公告)日：2007-09-04
申请号：US11205466
申请日：2005-08-16
申请人： Takayasu Sakurai , Hiroshi Kawaguchi , Robert Saliba Fayez
发明人： Takayasu Sakurai , Hiroshi Kawaguchi , Robert Saliba Fayez
IPC分类号： G11C7/00
CPC分类号： G11C11/413
摘要： A memory cell array includes a plurality of memory cells arranged in a matrix form. A word line and a power supply line respectively are connected in common to the plurality of memory cells arranged in each row. A power supply line/word line control circuit is connected to each word line and each power supply line. In accessing the plurality of memory cells row by row, the control circuit raises the voltage of the power supply line and, after the voltage of the power supply line reaches the high voltage at all the positions, starts activation of the word line. On the other hand, in turning from the access state to the non-access state, the control circuit deactivates the word line and, after the voltage of the word line changes to the ground voltage at all the positions, changes the voltage of the power supply line to the low voltage.
摘要翻译：存储单元阵列包括以矩阵形式布置的多个存储单元。字线和电源线分别连接到布置在每一行中的多个存储单元。电源线/字线控制电路连接到每个字线和每个电源线。在逐行访问多个存储单元时，控制电路提高电源线的电压，并且在所有位置的电源线的电压达到高电压之后，开始字线的激活。另一方面，在从访问状态转到非访问状态时，控制电路使字线停止，并且在字线的电压在所有位置变化为接地电压之后，改变电源的电压供电线路为低电压。

4. 发明授权

US07088084B2 Power supply circuit capable of rapidly changing output voltages 失效
公开(公告)号：US07088084B2
公开(公告)日：2006-08-08
申请号：US11205491
申请日：2005-08-16
申请人： Takayasu Sakurai , Hiroshi Kawaguchi , Kohei Onizuka
发明人： Takayasu Sakurai , Hiroshi Kawaguchi , Kohei Onizuka
IPC分类号： G05F1/40
CPC分类号： H02M3/158 , H02M3/156
摘要： A voltage control circuit is connected to a voltage source. The voltage control circuit changes voltages of n different values and outputs them to an output node of the voltage control circuit according to control signals. A first switch element is connected between the output node of the voltage control circuit and a reference voltage node, and a second switch element is connected between the output node of the voltage control circuit and an output node of the voltage source. The first switch element is controlled so as to be conductive when the voltage control circuit changes the voltage of the output node from a first voltage to a second voltage that is lower than the first voltage, and the second switch element is controlled so as to be conductive when the voltage control circuit changes the voltage of the output node from a second voltage to a first voltage.

5. 发明申请

US20060038544A1 Power supply circuit capable of rapidly changing output voltages 失效
标题翻译：能够迅速改变输出电压的电源电路
公开(公告)号：US20060038544A1
公开(公告)日：2006-02-23
申请号：US11205491
申请日：2005-08-16
申请人： Takayasu Sakurai , Hiroshi Kawaguchi , Kohei Onizuka
发明人： Takayasu Sakurai , Hiroshi Kawaguchi , Kohei Onizuka
IPC分类号： G05F1/40
CPC分类号： H02M3/158 , H02M3/156
摘要： A voltage control circuit is connected to a voltage source. The voltage control circuit changes voltages of n different values and outputs them to an output node of the voltage control circuit according to control signals. A first switch element is connected between the output node of the voltage control circuit and a reference voltage node, and a second switch element is connected between the output node of the voltage control circuit and an output node of the voltage source. The first switch element is controlled so as to be conductive when the voltage control circuit changes the voltage of the output node from a first voltage to a second voltage that is lower than the first voltage, and the second switch element is controlled so as to be conductive when the voltage control circuit changes the voltage of the output node from a second voltage to a first voltage.
摘要翻译：电压控制电路连接到电压源。电压控制电路根据控制信号改变n个不同值的电压并将其输出到电压控制电路的输出节点。第一开关元件连接在电压控制电路的输出节点和参考电压节点之间，第二开关元件连接在电压控制电路的输出节点和电压源的输出节点之间。第一开关元件被控制为当电压控制电路将输出节点的电压从第一电压改变为低于第一电压的第二电压时导通，并且第二开关元件被控制为当电压控制电路将输出节点的电压从第二电压改变为第一电压时导通。

6. 发明授权

US08618870B2 Voltage characteristic regulating method of latch circuit, voltage characteristic regulating method of semiconductor device, and voltage characteristic regulator of latch circuit 失效
标题翻译：锁存电路的电压特性调节方法，半导体器件的电压特性调节方法和锁存电路的电压特性调节器
公开(公告)号：US08618870B2
公开(公告)日：2013-12-31
申请号：US13377009
申请日：2010-06-11
申请人： Toshiro Hiramoto , Takayasu Sakurai , Makoto Suzuki
发明人： Toshiro Hiramoto , Takayasu Sakurai , Makoto Suzuki
IPC分类号： G05F1/10
CPC分类号： G11C11/413
摘要： The voltage Vdd is set to be lower than in the normal operation (step S100), then voltage is applied to each of the power-supply voltage applied node Vdd, the ground voltage applied node Vss, the semiconductor substrate and the well so that relative high voltage between the gate of turn-on transistor and the semiconductor substrate or the gate of turn-on transistor and well (steps S110 and S120). This process accomplishes rising of the threshold voltage of the transistor that is turned on, the reduction of the variation in the threshold voltage between a plurality of the transistors of the memory cell including latch circuit, and the improvement of the voltage characteristic of the memory cell.
摘要翻译：电压Vdd被设定为低于正常工作（步骤S100），然后对电源电压施加节点Vdd，接地电压施加节点Vss，半导体衬底和阱施加电压，使得相对导通晶体管的栅极与半导体衬底或导通晶体管的栅极之间的高电压（步骤S110和S120）。该处理完成导通的晶体管的阈值电压的上升，包括锁存电路的存储单元的多个晶体管之间的阈值电压的变化的减小以及存储单元的电压特性的改善。

7. 发明授权

US5434517A ECL output buffer with a MOS transistor used for tristate enable 失效
标题翻译：具有用于三态使能的MOS晶体管的ECL输出缓冲器
公开(公告)号：US5434517A
公开(公告)日：1995-07-18
申请号：US215174
申请日：1994-03-21
申请人： Hiroyuki Hara , Takayasu Sakurai
发明人： Hiroyuki Hara , Takayasu Sakurai
IPC分类号： H03K19/08 , H03K19/018 , H03K19/082 , H03K19/086
CPC分类号： H03K19/01812 , H03K19/0826
摘要： An ECL output buffer circuit is constituted by an output buffer circuit main portion and its control circuit. In the output buffer circuit main portion, an output from a differential switch is input to the base of a bipolar transistor (emitter follower). The emitter of the bipolar transistor is connected to an output terminal. A ground potential is applied to the collector of the bipolar transistor. One end of the channel conductive path of a MOS transistor is connected to the base of the bipolar transistor. The other end of the channel conductive path is connected to a power-supply terminal via a constant-current source. The control circuit controls the ON/OFF operation of the MOS transistor and the output level of the bipolar transistor. When the output buffer circuit main portion is to be set in a standby state, the control circuit performs control to set the MOS transistor in an ON state and set the output of the bipolar transistor at low level.
摘要翻译： ECL输出缓冲电路由输出缓冲电路主要部分及其控制电路构成。在输出缓冲电路主要部分中，差分开关的输出被输入到双极晶体管（射极跟随器）的基极。双极晶体管的发射极连接到输出端子。接地电位施加到双极晶体管的集电极。 MOS晶体管的沟道导电路径的一端连接到双极晶体管的基极。通道导电路径的另一端经由恒流源与电源端子连接。控制电路控制MOS晶体管的ON / OFF操作和双极晶体管的输出电平。当输出缓冲器电路主要部分被设置在待机状态时，控制电路进行控制以将MOS晶体管设置在导通状态，并将双极晶体管的输出设置为低电平。

8. 发明授权

US4958326A Semiconductor memory device having a function of simultaneously clearing part of memory data 失效
标题翻译：具有同时清除部分存储器数据的功能的半导体存储器件
公开(公告)号：US4958326A
公开(公告)日：1990-09-18
申请号：US274555
申请日：1988-11-22
申请人： Takayasu Sakurai
发明人： Takayasu Sakurai
IPC分类号： G11C11/401 , G11C7/20 , G11C8/12
CPC分类号： G11C7/20 , G11C8/12
摘要： A semiconductor memory device includes a first memory cell array and a second memory cell array section into which the same data can be simultaneously written. Logic gates are provided between the word lines of the first memory cell array section and the respective word lines of the second memory cell array section. In the normal operation mode, the logic gates connect each of the rows of memory cells in the first memory cell array section to a corresponding one of the rows of memory cells in the second memory cell array section, and set each of the rows of memory cells in the second memory cell array section to a selected level when the same data is simultaneously written into the memory cells of the second memory cell array section. When each of the rows of memory cells in the second memory cell array section is set to the selected level, all the columns of the memory cells in the second memory cell array section are simultaneously selected and the same data is simultaneously written into the second memory cell array section.

9. 发明授权

US4905192A Semiconductor memory cell 失效
标题翻译：半导体存储单元
公开(公告)号：US4905192A
公开(公告)日：1990-02-27
申请号：US175252
申请日：1988-03-30
申请人： Kazutaka Nogami , Takayasu Sakurai
发明人： Kazutaka Nogami , Takayasu Sakurai
IPC分类号： G11C11/401 , G11C11/407 , G11C29/00 , G11C29/04
CPC分类号： G11C29/842
摘要： A semiconductor memory device includes a memory cell array, a spare memory cell array, a first addressing circuit for designating an address of the memory cell array, a second addressing circuit for designating an address of the spare memory cell array, a drive circuit for activating a select line designated by each of the first and second addressing circuits, a program circuit for generating a predetermined output based on whether the memory cell array has a defect or fault or not, and a select circuit responsive to an output from the program circuit for supplying an activation signal to the designated select line at an earlier timing when there is no fault in the memory array cell, and supplying an activation signal delayed by a time necessary for the selection of the spare memory cell array when there is a fault in the memory cell array.
摘要翻译：半导体存储器件包括存储单元阵列，备用存储单元阵列，用于指定存储单元阵列的地址的第一寻址电路，用于指定备用存储单元阵列的地址的第二寻址电路，用于激活的驱动电路由第一和第二寻址电路中的每一个指定的选择线，用于基于存储单元阵列是否具有缺陷或故障来产生预定输出的程序电路，以及响应于来自程序电路的输出的选择电路，当存储器阵列单元中没有故障时，在更早的定时向指定的选择线提供激活信号，并且当存在故障时提供延迟了选择备用存储单元阵列所需的时间的激活信号存储单元阵列。

10. 发明授权

US4853654A MOS semiconductor circuit 失效
标题翻译： MOS半导体电路
公开(公告)号：US4853654A
公开(公告)日：1989-08-01
申请号：US72443
申请日：1987-07-13
申请人： Takayasu Sakurai
发明人： Takayasu Sakurai
IPC分类号： H03K5/05 , H03K3/011 , H03K3/354
CPC分类号： H03K3/354 , H03K3/011
摘要： An MOS semiconductor circuit includes cascade connected logical circuits. The MOS semiconductor circuit further includes an MOS transistor circuit having at least one first MOS transistor coupled between a source voltage terminal and the output node of the individual logical circuits, and a second MOS transistor, which has the same conductivity type as the first MOS transistor and has its gate and drain short-circuited, with this gate being coupled to the gate of the first MOS transistor. The MOS semiconductor circuit also includes a current control circuit, which is coupled to the drain of the second MOS transistor for providing a predetermined current between the source and drain of the second MOS transistor.
摘要翻译： MOS半导体电路包括级联连接的逻辑电路。 MOS半导体电路还包括MOS晶体管电路，其具有耦合在各个逻辑电路的源极电压端子和输出节点之间的至少一个第一MOS晶体管，以及具有与第一MOS晶体管相同的导电类型的第二MOS晶体管并且其栅极和漏极短路，该栅极耦合到第一MOS晶体管的栅极。 MOS半导体电路还包括电流控制电路，其耦合到第二MOS晶体管的漏极，用于在第二MOS晶体管的源极和漏极之间提供预定电流。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式