专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07127689B2 Method for preventing circuit failures due to gate oxide leakage 失效
标题翻译：防止栅极氧化物泄漏导致电路故障的方法
公开(公告)号：US07127689B2
公开(公告)日：2006-10-24
申请号：US10709798
申请日：2004-05-28
申请人： Paul D. Kartschoke , Thomas G. Mitchell , Norman J. Rohrer , Ronald D. Rose
发明人： Paul D. Kartschoke , Thomas G. Mitchell , Norman J. Rohrer , Ronald D. Rose
IPC分类号： G06F17/50
CPC分类号： G06F17/5036
摘要： A method is disclosed for preventing circuit failures due to gate oxide leakage, and is used to efficiently check many nets of a circuit on a chip or within a macro to find logical fails due to gate oxide leakage using DC calculations, wherein the gate leakage is treated as a noise source for a static noise analysis of the circuit.
摘要翻译：公开了一种用于防止由于栅极氧化物泄漏引起的电路故障的方法，并且用于有效地检查芯片上或宏中的电路的许多网络，以便使用DC计算由于栅极氧化物泄漏而发现逻辑故障，其中栅极泄漏为作为电路的静态噪声分析的噪声源。

2. 发明授权

US07642813B2 Error correcting logic system 有权
标题翻译：错误校正逻辑系统
公开(公告)号：US07642813B2
公开(公告)日：2010-01-05
申请号：US11850857
申请日：2007-09-06
申请人： Kerry Bernstein , Philip G. Emma , John A. Fifield , Paul D. Kartschoke , William A. Klaasen , Norman J. Rohrer
发明人： Kerry Bernstein , Philip G. Emma , John A. Fifield , Paul D. Kartschoke , William A. Klaasen , Norman J. Rohrer
IPC分类号： H03K19/20 , H03K19/094 , H03K19/003
CPC分类号： H03K19/007
摘要： The invention includes an error correcting logic system that allows critical circuits to be hardened with only one redundant unit and without loss of circuit performance. The system provides an interconnecting gate that suppresses a fault in one of at least two redundant dynamic logic gates that feed to the interconnecting gate. The system is applicable to dynamic or static logic systems. The system prevents propagation of a fault, and addresses not only soft errors, but noise-induced errors. Also, there is provided a design structure embodied in a machine readable medium used in a design process, and which includes such error correcting logic system.
摘要翻译：本发明包括纠错逻辑系统，其允许仅使用一个冗余单元来硬化关键电路并且不损失电路性能。该系统提供互连门，其抑制馈送到互连门的至少两个冗余动态逻辑门之一的故障。该系统适用于动态或静态逻辑系统。该系统防止故障传播，不仅解决软错误，而且还会引起噪声引起的错误。此外，提供了在设计过程中使用的机器可读介质中体现的设计结构，并且包括这种纠错逻辑系统。

3. 发明授权

US5572150A Low power pre-discharged ratio logic 失效
标题翻译：低功率预放电比逻辑
公开(公告)号：US5572150A
公开(公告)日：1996-11-05
申请号：US419630
申请日：1995-04-10
申请人： Paul D. Kartschoke , Norman J. Rohrer
发明人： Paul D. Kartschoke , Norman J. Rohrer
IPC分类号： H03K19/20 , H03K3/356 , H03K19/00 , H03K19/096
CPC分类号： H03K19/0013 , H03K3/356113
摘要： A circuit and method are provided for reducing the DC power consumption of clocked ratioed digital logic circuits. The circuit includes switching circuitry designed to analyze the voltage transitions of a ratioed digital logic circuit and based on such transitions, control the DC current flow through the entire circuit. Through the regulation of DC current flow through a digital logic circuit, the present invention reduces the detrimental effects of hot-electron effects and electromigration concerns which cause digital circuitry to fail. The circuit and method are illustrated by way of a ratioed logic NOR function employing MOSFET technology.
摘要翻译：提供了一种电路和方法，用于降低计时比数字逻辑电路的直流功耗。电路包括设计用于分析比例数字逻辑电路的电压转换并基于这种转变的开关电路，控制通过整个电路的直流电流。通过调节通过数字逻辑电路的直流电流，本发明减少了导致数字电路故障的热电子效应和电迁移问题的有害影响。电路和方法通过采用MOSFET技术的比例逻辑NOR功能来说明。

4. 发明授权

US07057180B2 Detector for alpha particle or cosmic ray 失效
标题翻译： α粒子或宇宙射线探测器
公开(公告)号：US07057180B2
公开(公告)日：2006-06-06
申请号：US10604416
申请日：2003-07-18
申请人： John A. Fifield , Paul D. Kartschoke , William A. Klaasen , Stephen V. Kosonocky , Randy W. Mann , Jeffery H. Oppold , Norman J. Rohrer
发明人： John A. Fifield , Paul D. Kartschoke , William A. Klaasen , Stephen V. Kosonocky , Randy W. Mann , Jeffery H. Oppold , Norman J. Rohrer
IPC分类号： G01T1/24
CPC分类号： G11C11/4125
摘要： A detector circuit and method for detecting a silicon well voltage or current to indicate an alpha particle or cosmic ray strike of the silicon well. One significant application for the detection circuit of the present invention is for the redundancy repair latches that are used in SRAMs. The redundancy repair latches are normally written once at power-up to record failed latch data and are not normally written again. If one of the latches changes states due to an SER (Soft Error Rate-such as a strike by an alpha particle or cosmic ray) event, the repair data in the redundancy latches of the SRAM would now be incorrectly mapped. The detector circuit and method monitors the latches for the occurrence of an SER event, and responsive thereto issues a reload of the repair data to the redundancy repair latches. A first embodiment of the detector circuit differentially detects the floating voltages of first and second silicon wells during periods of non-operation of the circuits fabricated in the first and second silicon wells. In a second embodiment, a detector circuit monitors the background voltage level of a single silicon well over first and second consecutive periods of time. A second application for the detection circuit is for traditional logic circuits.
摘要翻译：一种用于检测硅阱电压或电流以指示硅阱的α粒子或宇宙射线冲击的检测器电路和方法。本发明的检测电路的一个重要应用是用于SRAM中的冗余修复锁存器。冗余修复锁存器在上电时通常写入一次，以记录失败的锁存数据，并且通常不会再次写入。如果其中一个锁存器由于SER（软错误率（例如α粒子或宇宙射线的击穿））事件而改变状态，则SRAM的冗余锁存器中的修复数据现在将被错误地映射。检测器电路和方法监视锁存器以发生SER事件，并且响应于此，将修复数据重新加载到冗余修复锁存器。检测器电路的第一实施例在第一和第二硅阱中制造的电路的非操作期间差分地检测第一和第二硅阱的浮置电压。在第二实施例中，检测器电路在第一和第二连续时间段内监测单个硅阱的背景电压电平。检测电路的第二个应用是传统的逻辑电路。

5. 发明授权

US06954916B2 Methodology for fixing Qcrit at design timing impact 失效
标题翻译：在设计时间上影响Qcrit的方法
公开(公告)号：US06954916B2
公开(公告)日：2005-10-11
申请号：US10604179
申请日：2003-06-30
申请人： Kerry Bernstein , Philip G. Emma , Leendert M. Huisman , Paul D. Kartschoke , Norman J. Rohrer
发明人： Kerry Bernstein , Philip G. Emma , Leendert M. Huisman , Paul D. Kartschoke , Norman J. Rohrer
IPC分类号： G06F9/45 , G06F17/50
CPC分类号： G06F17/5022
摘要： A method and system for simulating an integrated circuit. The method includes the steps of performing a timing analysis of the circuits to ensure that they meet specified timing criteria, performing soft error analysis of the circuits to determine whether they meet specified soft error criteria, and improving those circuits that fail the soft error analysis to improve their resistance to soft errors and having no degradation on timing. Preferably, the improving step includes the step of improving those circuits that fail the soft error analysis by either having an additional voltage source or altering the capacitance of the circuits.
摘要翻译：一种用于模拟集成电路的方法和系统。该方法包括以下步骤：执行电路的定时分析，以确保它们满足规定的时序准则，执行电路的软错误分析，以确定它们是否符合指定的软错误标准，以及改进那些无法通过软错误分析的电路提高其对软错误的抵抗力，并且在时序上没有劣化。优选地，改进步骤包括通过具有附加电压源或改变电路的电容来改进不能通过软误差分析的那些电路的步骤。

6. 发明授权

US06891419B2 Methods and apparatus for employing feedback body control in cross-coupled inverters 失效
标题翻译：在交叉耦合逆变器中采用反馈体控制的方法和装置
公开(公告)号：US06891419B2
公开(公告)日：2005-05-10
申请号：US10604554
申请日：2003-07-30
申请人： Paul D. Kartschoke , Stephen V. Kosonocky , Randy W. Mann , Norman J. Rohrer
发明人： Paul D. Kartschoke , Stephen V. Kosonocky , Randy W. Mann , Norman J. Rohrer
IPC分类号： H03K3/037 , H03K3/356
CPC分类号： H03K3/356104 , H03K3/0375
摘要： In a first aspect, a cross-coupled inverter is provided that includes a first inverter circuit having a first NFET coupled to a first PFET and a second inverter circuit having a second NFET coupled to a second PFET. The second inverter circuit is cross-coupled with the first inverter circuit at a plurality of nodes. The body of at least one of the first NFET, the second NFET, the first PFET and the second PFET is coupled so as to form a feedback path that reduces discharging at one or more of the plurality of nodes in response to a soft error event at the cross-coupled inverter.
摘要翻译：在第一方面，提供一种交叉耦合的反相器，其包括具有耦合到第一PFET的第一NFET的第一反相器电路和具有耦合到第二PFET的第二NFET的第二反相器电路。第二逆变器电路在多个节点处与第一反相器电路交叉耦合。第一NFET，第二NFET，第一PFET和第二PFET中的至少一个的主体被耦合以形成反馈路径，其减少响应于软错误事件的多个节点中的一个或多个的放电在交叉耦合的逆变器。

7. 发明授权

US07336102B2 Error correcting logic system 有权
公开(公告)号：US07336102B2
公开(公告)日：2008-02-26
申请号：US10710641
申请日：2004-07-27
申请人： Kerry Bernstein , Philip G. Emma , John A. Fifield , Paul D. Kartschoke , William A. Klaasen , Norman J. Rohrer
发明人： Kerry Bernstein , Philip G. Emma , John A. Fifield , Paul D. Kartschoke , William A. Klaasen , Norman J. Rohrer
IPC分类号： H03K19/20 , H03K19/094 , H03K19/003
CPC分类号： H03K19/007
摘要： The invention includes an error correcting logic system that allows critical circuits to be hardened with only one redundant unit and without loss of circuit performance. The system provides an interconnecting gate that suppresses a fault in one of at least two redundant dynamic logic gates that feed to the interconnecting gate. The system is applicable to dynamic or static logic systems. The system prevents propagation of a fault, and addresses not only soft errors, but noise-induced errors.

8. 发明授权

US06201425B1 Method and apparatus for reducing charge sharing and the bipolar effect in stacked SOI circuits 失效
标题翻译：用于降低堆叠SOI电路中的电荷共享和双极效应的方法和装置
公开(公告)号：US06201425B1
公开(公告)日：2001-03-13
申请号：US09236930
申请日：1999-01-25
申请人： Paul D. Kartschoke , Norman J. Rohrer
发明人： Paul D. Kartschoke , Norman J. Rohrer
IPC分类号： H03K30233
CPC分类号： H03K19/0963
摘要： A top clock stacked circuit is provided that substantially prevents charge sharing and that prevents any deleterious bipolar effect. The top clock stacked circuit comprises a primary pre-charge circuit coupled to a primary node, a first device coupled between the primary node and a first secondary node, and a second device coupled between the first secondary node and a second secondary node. A second pre-charge circuit is coupled to the first secondary node and a pre-discharge circuit is coupled to the second secondary node. In response to a first clock polarity, the primary and the second pre-charge circuits pre-charge the primary and the first secondary nodes, respectively, and the pre-discharge circuit pre-discharges the second secondary node. Thereafter, in response to a second clock polarity, the first device creates a path between the primary node and the first secondary node. Because both nodes are pre-charged to the same voltage, charge sharing is substantially prevented. Further, because the second secondary node is pre-discharged, the second device is not susceptible to the bipolar effect.
摘要翻译：提供了顶部时钟堆叠电路，其基本上防止电荷共享并且防止任何有害的双极效应。顶层时钟堆叠电路包括耦合到主节点的主预充电电路，耦合在主节点和第一辅助节点之间的第一设备，以及耦合在第一辅助节点和第二辅助节点之间的第二设备。第二预充电电路耦合到第一次级节点，并且预放电电路耦合到第二辅助节点。响应于第一时钟极性，初级和第二预充电电路分别为初级和第一级次级节点预充电，并且预放电电路预放电第二次级节点。此后，响应于第二时钟极性，第一设备在主节点和第一辅助节点之间创建路径。因为两个节点都被预充电到相同的电压，所以基本上防止了电荷共享。此外，由于第二次级节点被预放电，所以第二装置不易受到双极效应的影响。

9. 发明申请

US20090002015A1 ERROR CORRECTING LOGIC SYSTEM 有权
标题翻译：错误修正逻辑系统
公开(公告)号：US20090002015A1
公开(公告)日：2009-01-01
申请号：US11850857
申请日：2007-09-06
申请人： Kerry Bernstein , Philip G. Emma , John A. Fifield , Paul D. Kartschoke , William A. Klaasen , Norman J. Rohrer
发明人： Kerry Bernstein , Philip G. Emma , John A. Fifield , Paul D. Kartschoke , William A. Klaasen , Norman J. Rohrer
IPC分类号： H03K19/003
CPC分类号： H03K19/007
摘要： The invention includes an error correcting logic system that allows critical circuits to be hardened with only one redundant unit and without loss of circuit performance. The system provides an interconnecting gate that suppresses a fault in one of at least two redundant dynamic logic gates that feed to the interconnecting gate. The system is applicable to dynamic or static logic systems. The system prevents propagation of a fault, and addresses not only soft errors, but noise-induced errors. Also, there is provided a design structure embodied in a machine readable medium used in a design process, and which includes such error correcting logic system.
摘要翻译：本发明包括纠错逻辑系统，其允许仅使用一个冗余单元来硬化关键电路并且不损失电路性能。该系统提供互连门，其抑制馈送到互连门的至少两个冗余动态逻辑门之一的故障。该系统适用于动态或静态逻辑系统。该系统防止故障传播，不仅解决软错误，而且还会引起噪声引起的错误。此外，提供了在设计过程中使用的机器可读介质中体现的设计结构，并且包括这种纠错逻辑系统。

10. 发明授权

US07471115B2 Error correcting logic system 有权
标题翻译：错误校正逻辑系统
公开(公告)号：US07471115B2
公开(公告)日：2008-12-30
申请号：US11926386
申请日：2007-10-29
申请人： Kerry Bernstein , Philip G. Emma , John A. Fifield , Paul D. Kartschoke , William A. Klaasen , Norman J. Rohrer
发明人： Kerry Bernstein , Philip G. Emma , John A. Fifield , Paul D. Kartschoke , William A. Klaasen , Norman J. Rohrer
IPC分类号： H03K19/096 , H03K19/094
CPC分类号： H03K19/007
摘要： The invention includes an error correcting logic system that allows critical circuits to be hardened with only one redundant unit and without loss of circuit performance. The system provides an interconnecting gate that suppresses a fault in one of at least two redundant dynamic logic gates that feed to the interconnecting gate. The system is applicable to dynamic or static logic systems. The system prevents propagation of a fault, and addresses not only soft errors, but noise-induced errors.
摘要翻译：本发明包括纠错逻辑系统，其允许仅使用一个冗余单元来硬化关键电路并且不损失电路性能。该系统提供互连门，其抑制馈送到互连门的至少两个冗余动态逻辑门之一的故障。该系统适用于动态或静态逻辑系统。该系统防止故障传播，不仅解决软错误，而且还会引起噪声引起的错误。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式