会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • VERTICAL SEMICONDUCTOR WAFER CARRIER
    • 垂直半导体波导载体
    • US20090071918A1
    • 2009-03-19
    • US11857398
    • 2007-09-18
    • Panchapakesan RamanarayananKarson KnutsonPeter G. TolchinskyChristopher Parker
    • Panchapakesan RamanarayananKarson KnutsonPeter G. TolchinskyChristopher Parker
    • H01L21/00
    • H01L21/67309H01L21/6732
    • A vertical semiconductor wafer carrier comprises a circular base, a first wafer support rod mounted at a first position proximate a perimeter of the circular base, a second wafer support rod mounted at a second position proximate the perimeter of the circular base, wherein an angle θ12 formed between the first position and the second position relative to a center of the circular base is around 20°, a third wafer support rod mounted at a third position proximate the perimeter of the circular base, and a fourth wafer support rod mounted at a fourth position proximate the perimeter of the circular base, wherein an angle θ34 formed between the third position and the fourth position relative to the center of the circular base is around 20°, and wherein an angle θ14 formed between the first and fourth positions relative to the center of the circular base is around 180°.
    • 垂直半导体晶片载体包括圆形基底,安装在靠近圆形基底的周边的第一位置处的第一晶片支撑杆,安装在靠近圆形基底的周边的第二位置处的第二晶片支撑杆,其中角度θ12 形成在第一位置和第二位置之间相对于圆形基座的中心约为20°,第三晶片支撑杆安装在靠近圆形基座周边的第三位置,第四晶片支撑杆安装在第四位置 位于邻近圆形底座的周边的位置,其中形成在第三位置和第四位置之间的相对于圆形底座的中心的角度θ34大约为20°,并且其中形成在第一和第四位置之间的角度θ14相对于 圆形基座的中心约为180°。
    • 4. 发明授权
    • Sub-second annealing processes for semiconductor devices
    • 半导体器件的次秒退火工艺
    • US07892971B2
    • 2011-02-22
    • US12164560
    • 2008-06-30
    • Jack HwangSridhar GovindarajuKarson KnutsonHarold KennelAravind Killampalli
    • Jack HwangSridhar GovindarajuKarson KnutsonHarold KennelAravind Killampalli
    • H01L21/44
    • H01L21/324H01L21/28518H01L29/665
    • An annealing method and apparatus for semiconductor manufacturing is described. The method and apparatus allows an anneal that can span a thermal budget and be tailored to a specific process and its corresponding activation energy. In some cases, the annealing method spans a timeframe from about 1 millisecond to about 1 second. An example for this annealing method includes a sub-second anneal method where a reduction in the formation of nickel pipes is achieved during salicide processing. In some cases, the method and apparatus combine the rapid heating rate of a sub-second anneal with a thermally conductive substrate to provide quick cooling for a silicon wafer. Thus, the thermal budget of the sub-second anneal methods may span the range from conventional RTP anneals to flash annealing processes (including duration of the anneal, as well as peak temperature). Other embodiments are described.
    • 描述用于半导体制造的退火方法和装置。 该方法和装置允许可以跨越热预算的退火,并且可以针对具体过程及其对应的激活能量进行定制。 在一些情况下,退火方法跨越约1毫秒至约1秒的时间范围。 该退火方法的一个实例包括二次退火方法,其中在自杀化处理期间实现镍管形成的减少。 在一些情况下,该方法和装置将亚秒级退火的快速加热速率与导热基板相结合,为硅晶片提供快速冷却。 因此,次秒退火方法的热预算可以跨越从常规RTP退火到闪光退火工艺(包括退火的持续时间,以及峰值温度)的范围。 描述其他实施例。
    • 9. 发明申请
    • SUB-SECOND ANNEALING PROCESSES FOR SEMICONDUCTOR DEVICES
    • 用于半导体器件的次二次退火工艺
    • US20090325392A1
    • 2009-12-31
    • US12164560
    • 2008-06-30
    • Jack HwangSridhar GovindarajuKarson KnutsonHarold KennelAravind Killampalli
    • Jack HwangSridhar GovindarajuKarson KnutsonHarold KennelAravind Killampalli
    • H01L21/26
    • H01L21/324H01L21/28518H01L29/665
    • An annealing method and apparatus for semiconductor manufacturing is described. The method and apparatus allows an anneal that can span a thermal budget and be tailored to a specific process and its corresponding activation energy. In some cases, the annealing method spans a timeframe from about 1 millisecond to about 1 second. An example for this annealing method includes a sub-second anneal method where a reduction in the formation of nickel pipes is achieved during salicide processing. In some cases, the method and apparatus combine the rapid heating rate of a sub-second anneal with a thermally conductive substrate to provide quick cooling for a silicon wafer. Thus, the thermal budget of the sub-second anneal methods may span the range from conventional RTP anneals to flash annealing processes (including duration of the anneal, as well as peak temperature). Other embodiments are described.
    • 描述用于半导体制造的退火方法和装置。 该方法和装置允许可以跨越热预算的退火,并且可以针对具体过程及其对应的激活能量进行定制。 在一些情况下,退火方法跨越约1毫秒至约1秒的时间范围。 该退火方法的一个实例包括二次退火方法,其中在自杀化处理期间实现镍管形成的减少。 在一些情况下,该方法和装置将亚秒级退火的快速加热速率与导热基板相结合,为硅晶片提供快速冷却。 因此,次秒退火方法的热预算可以跨越从常规RTP退火到闪光退火工艺(包括退火的持续时间,以及峰值温度)的范围。 描述其他实施例。