会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Method and system for device reconfiguration for defect amelioration
    • 用于缺陷改善的设备重新配置的方法和系统
    • US08121807B2
    • 2012-02-21
    • US12288021
    • 2008-10-15
    • Joseph Warren RobinettPhilip J. KuekesR. Stanley Williams
    • Joseph Warren RobinettPhilip J. KuekesR. Stanley Williams
    • G01R27/28
    • G01R31/317
    • Embodiments of the present invention are directed to cost-effective defect amelioration in manufactured electronic devices that include nanoscale components. Certain embodiments of the present invention are directed to amelioration of defects in electronic devices that contain nanoscale demultiplexers. In certain embodiments of the present invention, the nanoscale-demultiplexer-containing devices include reconfigurable encoders. In one embodiment of the present invention, the table of codes within a reconfigurable encoder is permuted, and a device is configured in accordance with the permuted codes, in order to produce a permuted table of codes that, when input to an appropriately configured nanoscale demultiplexer, produces correct outputs despite defects in the nanoscale demultiplexer.
    • 本发明的实施例涉及在包括纳米级组件的制造的电子设备中的经济有效的缺陷改善。 本发明的某些实施例涉及改善包含纳米级解复用器的电子设备中的缺陷。 在本发明的某些实施例中,含纳米级解复用器的装置包括可重构编码器。 在本发明的一个实施例中,可重构编码器内的代码表被置换,并且根据置换代码配置器件,以便产生置换的代码表,当输入到适当配置的纳米级解复用器 ,尽管纳米级解复用器中存在缺陷,但仍能产生正确的输出。
    • 2. 发明申请
    • Method and system for device reconfiguration for defect amelioration
    • 用于缺陷改善的设备重新配置的方法和系统
    • US20100094580A1
    • 2010-04-15
    • US12288021
    • 2008-10-15
    • Joseph Warren RobinettPhilip J. KuekesR. Stanley Williams
    • Joseph Warren RobinettPhilip J. KuekesR. Stanley Williams
    • G01R31/00
    • G01R31/317
    • Embodiments of the present invention are directed to cost-effective defect amelioration in manufactured electronic devices that include nanoscale components. Certain embodiments of the present invention are directed to amelioration of defects in electronic devices that contain nanoscale demultiplexers. In certain embodiments of the present invention, the nanoscale-demultiplexer-containing devices include reconfigurable encoders. In one embodiment of the present invention, the table of codes within a reconfigurable encoder is permuted, and a device is configured in accordance with the permuted codes, in order to produce a permuted table of codes that, when input to an appropriately configured nanoscale demultiplexer, produces correct outputs despite defects in the nanoscale demultiplexer.
    • 本发明的实施例涉及在包括纳米级组件的制造的电子设备中的经济有效的缺陷改善。 本发明的某些实施例涉及改善包含纳米级解复用器的电子设备中的缺陷。 在本发明的某些实施例中,含纳米级解复用器的装置包括可重构编码器。 在本发明的一个实施例中,可重构编码器内的代码表被置换,并且根据置换代码配置器件,以便产生置换的代码表,当输入到适当配置的纳米级解复用器 ,尽管纳米级解复用器中存在缺陷,但仍能产生正确的输出。
    • 7. 发明授权
    • Nanoscale interconnection interface
    • 纳米级互连接口
    • US08112700B2
    • 2012-02-07
    • US12011175
    • 2008-01-23
    • Philip J. KuekesJ. Warren RobinettGadiel SerousslR. Stanley Williams
    • Philip J. KuekesJ. Warren RobinettGadiel SerousslR. Stanley Williams
    • G11C29/00
    • G11C13/0023B82Y10/00G06F11/1016G11C8/10G11C11/54G11C13/0002G11C2213/77G11C2213/81
    • One embodiment of the present invention provides a demultiplexer implemented as a nanowire crossbar or a hybrid nanowire/microscale-signal-line crossbar with resistor-like nanowire junctions. The demultiplexer of one embodiment provides demultiplexing of signals input on k microscale address lines to 2k or fewer nanowires, employing supplemental, internal address lines to map 2k nanowire addresses to a larger, internal, n-bit address space, where n>k. A second demultiplexer embodiment of the present invention provides demultiplexing of signals input on n microscale address lines to 2k nanowires, with n>k, using 2k, well-distributed, n-bit external addresses to access the 2k nanowires. Additional embodiments of the present invention include a method for evaluating different mappings of nanowire addresses to internal address-spaces of different sizes, or to evaluate mappings of nanowires to external address-spaces of different sizes, metrics for evaluating address mapping and demultiplexer designs, and demultiplexer design methods.
    • 本发明的一个实施例提供了一种解复用器,其实现为纳米线交叉开关或具有电阻器状纳米线结的混合纳米线/微型信号线交叉开关。 一个实施例的解复用器提供在k个微米地址线上输入的信号到2k个或更少的纳米线的解复用,采用补充的内部地址线将2k个纳米线地址映射到更大的内部n位地址空间,其中n> k。 本发明的第二解复用器实施例使用2k,均匀分布的n位外部地址来访问2k纳米线,在n个微米级地址线上输入的信号到2k纳米线解复用n> k。 本发明的另外的实施例包括用于评估纳米线地址与不同大小的内部地址空间的不同映射的方法,或者评估纳米线与不同大小的外部地址空间的映射,用于评估地址映射和解复用器设计的度量,以及 解复用器设计方法。