会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Dual resonant antenna circuit for RF tags
    • 用于RF标签的双谐振天线电路
    • US5317330A
    • 1994-05-31
    • US957119
    • 1992-10-07
    • David F. EverettDaniel C. Buck
    • David F. EverettDaniel C. Buck
    • H04B5/02G01S13/75G06K17/00G06K19/07H01Q21/00G08B13/24
    • G01S13/753G01S13/758G06K19/0723
    • A two-way communication system is provided having a stationary device and a portable passive device. The portable passive device has circuitry for storing and transmitting coded information. The stationary member transmits a signal at a first frequency via magnetic field and the portable passive device transmits coded information stored on circuitry provided therein at a second frequency also via a magnetic field. An antenna circuit is provided in the portable passive device having a parallel resonant circuit and a series resonant circuit. The parallel resonant circuit derives operating power from the signal at a first frequency for use in the circuitry provided in the portable passive device. The series resonant circuit transmits coded information at a second frequency.
    • 提供了具有固定装置和便携式无源装置的双向通信系统。 便携式无源设备具有用于存储和发送编码信息的电路。 固定构件通过磁场发送第一频率的信号,并且便携式无源装置也通过磁场以第二频率发送存储在其中提供的电路上的编码信息。 在具有并联谐振电路和串联谐振电路的便携式无源器件中设置有天线电路。 并联谐振电路从在第一频率的信号中导出工作功率,用于在便携式无源器件中提供的电路中使用。 串联谐振电路以第二频率发送编码信息。
    • 2. 发明授权
    • Low-loss semiconductor device and backside etching method for
manufacturing same
    • 低损耗半导体器件及其制造的背面蚀刻方法
    • US5252842A
    • 1993-10-12
    • US736670
    • 1991-07-26
    • Daniel C. BuckJames E. DegenfordSoong H. LeeScott A. ImhoffDale E. Dawson
    • Daniel C. BuckJames E. DegenfordSoong H. LeeScott A. ImhoffDale E. Dawson
    • H01L21/338H01L29/417H01L29/812H01L29/80H01L29/06H01L29/205H01L29/64
    • H01L29/66863H01L29/41733H01L29/8124H01L29/8126
    • A semiconductor device has material removed from the back of the substrate and a manufacturing process is provided for manufacturing these devices. In the exemplary embodiment, a GaAs FET chip is formed by a process including the step of etching the GaAs substrate from the back of the chip in a defined removal region to reduce the dielectric constant in the region of the source-to-drain path. A buffer layer of differing material provided between the active layers and the substrate prevents etching of the active layers during the removal process. To allow simplified etching patterns, the source-to-drain path may be laid out on the surface of the chip in a variety of patterns, including "packed" patterns concentrating a large path area in a small surface area of the chip. Optionally, this buffer layer may also be etched away in a further processing step. An insulating layer of material may be added to the back side of the chip in the etched region to increase structural strength, and a pressure relief ventilation path may be provided connecting the removal region to the outside at an edge or at the surface of the chip.
    • 半导体器件具有从衬底的背面去除的材料,并且提供制造这些器件的制造工艺。 在示例性实施例中,通过包括在限定的去除区域中从芯片背面蚀刻GaAs衬底以降低源极 - 漏极路径区域中的介电常数的步骤的方法形成GaAs FET芯片。 提供在有源层和衬底之间的不同材料的缓冲层防止在去除过程期间蚀刻活性层。 为了允许简化的蚀刻图案,源到漏极路径可以以各种图案布置在芯片的表面上,包括将芯片的小表面区域中的大路径区域集中的“封装”图案。 任选地,该缓冲层也可以在另外的处理步骤中被蚀刻掉。 可以在蚀刻区域中的芯片的背面添加绝缘层材料,以增加结构强度,并且可以提供在芯片的边缘或表面处将去除区域连接到外部的减压通气路径 。
    • 6. 发明授权
    • Low inductance cantilever switch
    • 低电感悬臂开关
    • US5258591A
    • 1993-11-02
    • US780690
    • 1991-10-18
    • Daniel C. Buck
    • Daniel C. Buck
    • H01H1/00H01H59/00H01H57/00
    • H01H1/0036H01H59/0009
    • An apparatus is disclosed for providing an electrostatically actuated mechanical switch utilizing a cantilever beam element fabricated by solid-state microfabrication techniques. The apparatus reduces the required pull down voltage and lowers the switch inductance by separating the pull down electrode and contact pad. The pull down electrode is placed further away from the fulcrum of the cantilever beam then the contact pad to optimize the mechanical advantages which allow for a reduced pull down voltage. The contact pad is placed closer to the cantilever fulcrum to reduce the associated switch inductance. The gap between the contact pad and the cantilever beam is less then the gap between the pull down electrode and the cantilever beam to insure that the cantilever makes first contact with the contact pad.
    • 公开了一种用于提供使用通过固态微细加工技术制造的悬臂梁元件的静电致动的机械开关的装置。 该装置通过分离下拉电极和接触垫来降低所需的下拉电压并降低开关电感。 下拉电极被放置得更远离悬臂梁的支点然后是接触垫,以优化允许降低下拉电压的机械优点。 接触垫放置得更靠近悬臂支点,以减少相关的开关电感。 接触垫和悬臂梁之间的间隙小于下拉电极和悬臂梁之间的间隙,以确保悬臂与接触垫第一次接触。
    • 8. 发明授权
    • Reflection mode notch filter
    • 反射模式陷波滤波器
    • US4207547A
    • 1980-06-10
    • US956705
    • 1978-11-01
    • Daniel C. Buck
    • Daniel C. Buck
    • H01P1/20H03H7/14
    • H01P1/20
    • A two stage transmission notch filter characteristic is achieved with one stage of microwave circuitry. Elimination of the second stage is accomplished by reflecting the microwave power back through a single stage device. Structurally, the adjacent ports of two 3 dB directional couplers are directly connected by delay lines of unequal delay times. The opposite adjacent ports of one coupler comprise the device input and output while the opposite adjacent ports of the other coupler are terminated in a manner that reflects microwave power back through the device. A phase shifter is inserted into one delay line for tuning and a non-reciprocal phase element is used to prevent reflected signals from emerging from the input port.
    • 通过一级微波电路实现两级传输陷波滤波器特性。 通过将微波功率反射回单级设备来实现第二级的消除。 在结构上,两个3 dB定向耦合器的相邻端口通过不等延迟时间的延迟线直接连接。 一个耦合器的相对的相邻端口包括设备输入和输出,而另一个耦合器的相对的相邻端口以反射微波功率的方式终止。 一个移相器被插入一个延迟线进行调谐,并且使用不可逆相位元件来防止反射信号从输入端口出现。
    • 10. 发明授权
    • Vertical FET high speed optical sensor
    • 垂直FET高速光学传感器
    • US4970386A
    • 1990-11-13
    • US370352
    • 1989-06-22
    • Daniel C. Buck
    • Daniel C. Buck
    • G02B6/42H01L31/0352H01L31/112
    • G02B6/4249G02B6/4295H01L31/035281H01L31/1123Y02E10/50
    • A high speed optical sensor comprising a parallel array of vertical field effect transistors and optical fibers disposed in the recesses between the transistors is disclosed herein. Each of the vertical field effect transistors includes a substrate of doped gallium arsenide divided by a depleted region. One side of each of the gallium arsenide substrates is flanked by an optical fiber which transmits an optical signal into one side of the depleted region, while the other side of the substrate includes a gate electrode for controlling the flow of photo charges induced in the depleted region by the light signals. The gate electrode serves not only to control the flow of charges through the transistor but also reflects back a portion of the light emanated by the optical fiber so that it passes a second time through the depleted region. The efficient light coupling that occurs between the optical fibers and the depleted regions of the substrates of the vertical FET's, in combination with the low capacitive leakage afforded by the design at high frequencies and the high power density obtainable with vertical FET's results in a photosensor which is advantageously efficient, fast the compact.
    • 本文公开了一种包括垂直场效应晶体管的平行阵列和设置在晶体管之间的凹槽中的光纤的高速光学传感器。 每个垂直场效应晶体管包括掺杂的砷化镓的衬底除以耗尽区。 每个砷化镓衬底的一侧侧面是将光信号传输到耗尽区的一侧的光纤,而衬底的另一侧包括用于控制在耗尽区中引起的光电荷的流动的栅电极 区域由光信号。 栅电极不仅用于控制通过晶体管的电荷的流动,而且还反射由光纤发出的光的一部分,使得其经过耗尽区第二次。 在垂直FET的基板的光纤与耗尽区之间发生的有效的光耦合结合由高频率设计的低电容性泄漏以及利用垂直FET可获得的高功率密度导致光电传感器 有利于高效,快速的紧凑。