会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Core 1 &bgr;3-galactosyl transferases and methods of use thereof
    • 核心1β3-半乳糖基转移酶及其使用方法
    • US06492152B1
    • 2002-12-10
    • US09464035
    • 1999-12-15
    • William M. CanfieldRichard D. CummingsTongzhong Ju
    • William M. CanfieldRichard D. CummingsTongzhong Ju
    • C12N908
    • C12N9/1051A61K38/00C07H3/06C07K14/705C07K14/70596C12P19/18
    • Core 1 &bgr;3-galactosyl transferases and nucleic acids encoding the core 1 &bgr;3-galactosyl transferases are described. The enzymes and the nucleic acids encoding said enzymes have been identified in human, rat, mouse D. melanogaster and C. elegans. The polypeptides exhibit a wide range of homologies. The polynucleotides can be used to transform or transfect host cells for producing substantially pure forms of the enzyme, or for use in an expression system for post-translational core 1 O-linked glycosylation of proteins or peptides produced within the expression system. The enzymes can be used to galactosylate, via a &bgr;3-linkage, an N-acetylgalactosamine linked to a serine, threonine or other O-linking amino acid on peptides or proteins requiring O-linked glycosylation.
    • 描述核心1β3-半乳糖基转移酶和编码核心1β3-半乳糖基转移酶的核酸。 已经在人,大鼠,黑腹果蝇和秀丽隐杆线虫中鉴定了酶和编码所述酶的核酸。 多肽表现出广泛的同源性。 多核苷酸可用于转化或转染宿主细胞以产生基本上纯的形式的酶,或用于在表达系统内产生的蛋白质或肽产生的翻译后核心1 O-连接糖基化的表达系统中。 酶可以通过β3连接使用与β-丝氨酸,苏氨酸或其他O-连接氨基酸连接的N-乙酰半乳糖胺,或者需要O-连接糖基化的肽或蛋白质上使用。
    • 4. 发明授权
    • System and method for model size reduction of an integrated circuit
utilizing net invariants
    • 使用网络不变量的集成电路的模型尺寸减小的系统和方法
    • US6049662A
    • 2000-04-11
    • US790261
    • 1997-01-27
    • Avijit SahaJames D. ChristianWilliam M. CanfieldGreg N. FifeNadeem Malik
    • Avijit SahaJames D. ChristianWilliam M. CanfieldGreg N. FifeNadeem Malik
    • G01R31/317G06F17/50
    • G06F17/5022G01R31/317
    • The present invention provides a system and method for verifying an integrated circuit model. The model includes a plurality of net variables. The system and method comprises generating a plurality of tests for simulating the integrated circuit, precalculating a reduced model based upon the generated tests, and evaluating the reduced model. In a preferred embodiment, the present invention includes restricting the test that are generated. Then net invariants for the integrated circuit are generated by translating the restricted plurality of tests to a smaller set of possible values for the net variables. Thereafter, a minimization algorithm or procedure is utilized to minimize the logic used in the particular system based upon the latch constraints. This system produces a reduced model which reduces the amount of the integrated circuit that must be simulated thereby increasing the simulation speed thereof. Accordingly, the present invention integrates an event-driven simulation and a cycle simulation in such a manner that the saving can be proportional to the size of the reduction of the model. In many environments this reduction is significant because it allows for a significant reduction in space which has a clear bearing on the verification process.
    • 本发明提供了一种用于验证集成电路模型的系统和方法。 该模型包括多个净变量。 该系统和方法包括生成多个用于模拟集成电路的测试,基于所生成的测试预先计算减少的模型,以及评估简化的模型。 在优选实施例中,本发明包括限制所产生的测试。 然后,通过将受限制的多个测试转换为较小的一组可变值来产生用于集成电路的净不变量。 此后,利用最小化算法或过程来最小化基于锁存约束的在特定系统中使用的逻辑。 该系统产生减少的模型,其减少必须模拟的集成电路的量,从而增加其模拟速度。 因此,本发明以如下方式集成了事件驱动的仿真和循环模拟,即节省可以与模型的减小的大小成比例。 在许多环境中,这种减少是重要的,因为它允许显着减少空间,这对验证过程有明确的影响。