会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明授权
    • Boundary independent bit decode for a SDRAM
    • 用于SDRAM的边界独立位解码
    • US5663924A
    • 1997-09-02
    • US572604
    • 1995-12-14
    • John Edward Barth, Jr.Howard Leo Kalter
    • John Edward Barth, Jr.Howard Leo Kalter
    • G11C7/10G11C8/00
    • G11C7/1072G11C7/1018
    • A boundary independent decoder for a Synchronous Dynamic Random Access Memory (SDRAM) with an n bit burst transfer block length. A user, usually a processor or microprocessor requests access to a block of SDRAM memory. The requested block may begin between array decode boundaries. A column address is decoded by an SDRAM column decoder. The decoder selects a starting boundary for 2n bits. The first requested bit is in the first n bits of the 2n selected bits. Thus, the entire n bit block is included in the selected 2n bit block. The n bit block is selected from the selected 2n bits and latched in a high speed decoder/register in a sequentially scrambled order, i.e., the i.sup.th bit is the first requested bit and the requested bit order is i, . . . , (n-1), . . . , 0, . . . , (i-1). Latched data is scrambled either sequentially or interleaved, if required. Scrambled data is burst transferred off chip.
    • 具有n位突发传输块长度的同步动态随机存取存储器(SDRAM)的边界独立解码器。 用户,通常是处理器或微处理器请求访问一块SDRAM存储器。 所请求的块可以在阵列解码边界之间开始。 列地址由SDRAM列解码器解码。 解码器为2n位选择起始边界。 第一个请求位在2n个选定位的前n位。 因此,整个n位块被包括在所选择的2n位块中。 从选定的2n位中选择n位块,并以顺序加扰的顺序锁存在高速解码器/寄存器中,即第i个位是第一个请求位,并且所请求的位顺序为i。 。 。 ,(n-1),。 。 。 ,0,。 。 。 ,(i-1)。 如果需要,锁存数据按顺序或交错进行加扰。 加扰数据是芯片外的突发传输。
    • 6. 发明授权
    • Self-isolated and self-aligned 4F-square vertical fet-trench dram cells
    • 自分离和自对准4F方形垂直胎面沟槽细胞
    • US6137128A
    • 2000-10-24
    • US94383
    • 1998-06-09
    • Steven John HolmesHoward Leo KalterSandip TiwariJeffrey John Welser
    • Steven John HolmesHoward Leo KalterSandip TiwariJeffrey John Welser
    • H01L21/8242H01L27/108H01L29/94H01L29/76H01L31/119
    • H01L27/10864H01L29/945H01L27/10823H01L27/1087
    • A densely packed array of vertical semiconductor devices, having pillars, deep trench capacitors, vertical transistors, and methods of making thereof are disclosed. The pillars act as transistor channels, and may be formed utilizing the application of hybrid resist over a block of semiconductor material. Drain doped regions are formed on the top of each pillar. The source doped regions and the plate doped regions are self-aligned and are created by diffusion in the trenches surrounding the pillars. The array has columns of bitlines and rows of wordlines. The capacitors are formed by isolating n.sup.+ polysilicon in trenches separating said pillars. The array is suitable for GBit DRAM applications because the deep trench capacitors do not increase array area. The array may have an open bitline architecture, where the plate region is common to all the storage nodes or a folded architecture with two wordlines that pass through each cell having stacked transistors, where one wordline is active and the other is passing for each cell.
    • 公开了一种密集堆叠的垂直半导体器件阵列,具有支柱,深沟槽电容器,垂直晶体管及其制造方法。 支柱用作晶体管通道,并且可以利用在半导体材料块上施加混合抗蚀剂来形成。 在每个支柱的顶部形成漏极掺杂区域。 源掺杂区域和板掺杂区域是自对准的,并且通过在柱子周围的沟槽中的扩散而产生。 该阵列具有位线和字线行。 通过在分离所述柱的沟槽中隔离n +多晶硅来形成电容器。 该阵列适用于GBit DRAM应用,因为深沟槽电容器不增加阵列面积。 阵列可以具有开放的位线架构,其中板区域对于所有存储节点是公共的,或者具有两个字线的折叠结构,其中两个字线通过具有堆叠晶体管的每个单元,其中一个字线是活动的,而另一个字线通过每个单元。
    • 8. 发明授权
    • Integrated circuit chip with a wide I/O memory array and redundant data
lines
    • 具有宽I / O存储器阵列和冗余数据线的集成电路芯片
    • US5796662A
    • 1998-08-18
    • US756614
    • 1996-11-26
    • Howard Leo KalterJohn Edward Barth, Jr.
    • Howard Leo KalterJohn Edward Barth, Jr.
    • G11C29/00G11C7/00
    • G11C29/848
    • An integrated circuit chip with RAM, a RAM macro or bit slice data logic and at least one spare array element or spare slice element and the redundancy scheme therefor. The chip includes a wide data path with a plurality of interchangeable elements such as bit slice elements or memory element and at least one more element than the number of bits in the wide data path; selection logic for deselecting defective data elements; and, switches for selectively coupling each bit of the wide I/O data path to one element or to an element adjacent the one element responsive to the selection means. The integrated circuit chip may further include drive means for selectively driving data from the switches to the element or, otherwise, passing data from the elements to the switches. The switches preferably are three-way switches, such as three CMOS pass gates.
    • 具有RAM的集成电路芯片,RAM宏或位片数据逻辑以及至少一个备用阵列元件或备用片元件及其冗余方案。 芯片包括具有诸如位片元件或存储器元件的多个可互换元件的宽数据路径以及与宽数据路径中的位数比至少一个元素; 用于取消选择有缺陷的数据元素的选择逻辑; 以及用于响应于选择装置选择性地将宽I / O数据路径的每一位耦合到一个元件或与该元件相邻的元件的开关。 集成电路芯片还可以包括用于选择性地将数据从开关驱动到元件的驱动装置,或者否则将数据从元件传递到开关。 开关优选地是三路开关,例如三个CMOS通孔。