会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明授权
    • High density ROM architecture
    • 高密度ROM架构
    • US06642587B1
    • 2003-11-04
    • US10214021
    • 2002-08-07
    • Pavel PoplevineHengyang LinAndrew J. FranklinErnes Ho
    • Pavel PoplevineHengyang LinAndrew J. FranklinErnes Ho
    • H01L2976
    • H01L27/11246G11C17/123H01L27/112
    • A ROM array which provides for reduced size and power consumption. The bit cell of the ROM provides that a first type of information is stored in the bit cell when a transistor is disposed between a bit line and a word line, and a second type of information is stored in the cell when no transistor is disposed between the bit line and the word line. In the bit cell a contact between a bit line and a region where a transistor drain can be formed in a substrate is provided in those instances when a transistor is formed between the bit line and a word line. In those instances when a bit cell provides no transistors between the word line and the bit line, no contact is provided between the bit line and the region where a transistor drain can be formed. Further, where a bit cell does not provide a transistor between the bit line and the word line a bit cell region in the substrate can consist substantially of an isolating dielectric material.
    • 提供减小尺寸和功耗的ROM阵列。 ROM的位单元提供了当晶体管设置在位线和字线之间时,第一类型的信息被存储在位单元中,并且第二类型的信息被存储在单元中,当没有晶体管设置在单元之间时 位线和字线。 在晶体管形成在位线和字线之间的情况下,在位单元中提供位线和可以在衬底中形成晶体管漏极的区域之间的接触。 在位单元在字线和位线之间不提供晶体管的情况下,在位线和可以形成晶体管漏极的区域之间不提供接触。 此外,在位单元不在位线和字线之间提供晶体管的情况下,衬底中的位单元区域可以基本上由隔离电介质材料组成。
    • 5. 发明授权
    • Low power static RAM architecture
    • 低功耗静态RAM架构
    • US06563730B1
    • 2003-05-13
    • US10119191
    • 2002-04-09
    • Pavel PoplevineHengyang LinAndrew J. Franklin
    • Pavel PoplevineHengyang LinAndrew J. Franklin
    • G11C1100
    • G11C11/419G11C11/412
    • A static RAM bit cell and a system and method for operating an array of such static RAM bit cells. The static RAM bit cell herein includes a cell of four transistors configured to store data. It also includes a pair of word line pass transistors and a pair of column pass transistors coupled to the cell of four transistors. The word line pass transistors are coupled to a word line such that they can be opened in closed in response to a signal on the word line. The column pass transistors are coupled to a column select transistor such that they can be opened and closed in response to a signal on the column select line. Using this configuration signals can be generated on the word line and the column select line so that only a small fraction of the total number of static RAM bit cells in an array need to be charged and discharged in connection with performing read and write operations to a specific static RAM bit cell.
    • 静态RAM位单元以及用于操作这种静态RAM位单元阵列的系统和方法。 这里的静态RAM比特单元包括被配置为存储数据的四个晶体管的单元。 它还包括一对字线传输晶体管和耦合到四个晶体管的单元的一对列传输晶体管。 字线传输晶体管耦合到字线,使得它们可以响应于字线上的信号而在闭合时打开。 列通晶体管耦合到列选择晶体管,使得它们可以响应于列选择线上的信号而被打开和关闭。 使用该配置可以在字线和列选择线上生成信号,使得阵列中的静态RAM位单元的总数中只有一小部分需要对执行读和写操作进行充电和放电 特定的静态RAM位元。