专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

61. 发明授权

US08325518B2 Multi-level cell NOR flash memory device 有权
标题翻译：多级单元NOR闪存器件
公开(公告)号：US08325518B2
公开(公告)日：2012-12-04
申请号：US12976284
申请日：2010-12-22
申请人： Sheng-Da Liu , Yider Wu
发明人： Sheng-Da Liu , Yider Wu
IPC分类号： G11C11/34
CPC分类号： H01L27/11519 , G11C16/0416 , G11C16/0483 , H01L27/11521
摘要： A multi-level cell NOR flash memory device includes a plurality of gate lines, a plurality of source regions, a plurality of drain regions, a plurality of source lines, a plurality of bitlines, and a plurality of power lines. The bitlines each have a specific sheet resistance. A specific number of the bitlines are disposed between two adjacent ones of the power lines. Accordingly, the multi-level cell NOR flash memory device is of a high transconductance and uniformity and thereby features an enhanced conforming rate.
摘要翻译：多级单元NOR闪速存储器件包括多个栅极线，多个源极区，多个漏极区，多个源极线，多个位线和多条电源线。每个位线都具有特定的薄层电阻。特定数量的位线布置在两条相邻的电源线之间。因此，多电平单元NOR闪存器件具有高的跨导和均匀性，从而具有增强的一致性。

62. 发明授权

US08158519B2 Method of manufacturing non-volatile memory cell using self-aligned metal silicide 有权
标题翻译：使用自对准金属硅化物制造非易失性存储单元的方法
公开(公告)号：US08158519B2
公开(公告)日：2012-04-17
申请号：US12254022
申请日：2008-10-20
申请人： Yi-Hsiu Chen , Yung-Chung Lee , Yider Wu
发明人： Yi-Hsiu Chen , Yung-Chung Lee , Yider Wu
IPC分类号： H01L21/84 , H01L21/00 , H01L21/8238 , H01L21/44
CPC分类号： H01L21/28273 , H01L21/28282 , H01L27/11521 , H01L27/11568 , Y10S438/976
摘要： In a method of manufacturing a non-volatile memory cell, a self-aligned metal silicide is used in place of a conventional tungsten metal layer to form a polysilicon gate, and the self-aligned metal silicide is used as a connection layer on the polysilicon gate. By using the self-aligned metal silicide to form the polysilicon gate, the use of masks in the etching process may be saved to thereby enable simplified manufacturing process and accordingly, reduced manufacturing cost. Meanwhile, the problem of resistance shift caused by an oxidized tungsten metal layer can be avoided.
摘要翻译：在制造非易失性存储单元的方法中，使用自对准金属硅化物代替常规钨金属层以形成多晶硅栅极，并且自对准金属硅化物用作多晶硅上的连接层门。通过使用自对准的金属硅化物来形成多晶硅栅极，可以节省在蚀刻工艺中使用掩模，从而能够简化制造工艺，从而降低制造成本。同时，可以避免由氧化的钨金属层引起的电阻偏移的问题。

63. 发明授权

US08093646B1 Flash memory device and method of forming the same with improved gate breakdown and endurance 有权
标题翻译：闪存器件及其形成方法具有改进的栅极击穿和耐久性
公开(公告)号：US08093646B1
公开(公告)日：2012-01-10
申请号：US11432495
申请日：2006-05-12
申请人： Angela Hui , Yider Wu
发明人： Angela Hui , Yider Wu
IPC分类号： H01L29/788
CPC分类号： H01L21/28273 , H01L29/7881
摘要： The present invention provides a flash memory device and method for making the same having a floating gate structure with a semiconductor substrate and shallow trench isolation (STI) structure formed in the substrate. A first polysilicon layer is formed over the substrate and the STI structure. The recess formed within the first polysilicon layer is over the STI structure and extends through the first polysilicon layer to the STI structure. An oxide fill is provided within the recess and is etched back. ONO (oxide-nitride-oxide) layer conformally covers the oxide fill and the first polysilicon layer. The second polysilicon layer covers the ONO layer. The oxide fill within the recess provides a minimum spacing between the second polysilicon layer and the corner of the STI regions, thereby avoiding the creation of a weak spot and reducing the risk of gate breakdown, gate leakage, and improving device reliability.
摘要翻译：本发明提供了一种闪存器件及其制造方法，其具有在衬底中形成的具有半导体衬底和浅沟槽隔离（STI）结构的浮动栅极结构。在衬底和STI结构上形成第一多晶硅层。形成在第一多晶硅层内的凹槽在STI结构之上并且延伸穿过第一多晶硅层到STI结构。在凹槽内设置氧化物填充物并被回蚀。 ONO（氧化物 - 氧化物 - 氧化物）层保形地覆盖氧化物填充物和第一多晶硅层。第二多晶硅层覆盖ONO层。凹陷内的氧化物填充提供了第二多晶硅层与STI区域的拐角之间的最小间隔，从而避免了产生弱点并降低了栅极击穿，栅极泄漏和提高器件可靠性的风险。

64. 发明授权

US07842618B2 System and method for improving mesa width in a semiconductor device 有权
标题翻译：用于改善半导体器件中的台面宽度的系统和方法
公开(公告)号：US07842618B2
公开(公告)日：2010-11-30
申请号：US11193409
申请日：2005-08-01
申请人： Unsoon Kim , Angela T. Hui , Yider Wu , Kuo-Tung Chang , Hiroyuki Kinoshita
发明人： Unsoon Kim , Angela T. Hui , Yider Wu , Kuo-Tung Chang , Hiroyuki Kinoshita
IPC分类号： H01L21/302 , B44C1/22
CPC分类号： H01L27/11526 , H01L27/105 , H01L27/11521 , H01L27/11531
摘要： A method for forming a memory device is provided. A nitride layer is formed over a substrate. The nitride layer and the substrate are etched to form a trench. The nitride layer is trimmed on opposite sides of the trench to widen the trench within the nitride layer. The trench is filled with an oxide material. The nitride layer is stripped from the memory device, forming a mesa above the trench.
摘要翻译：提供了一种用于形成存储器件的方法。在衬底上形成氮化物层。蚀刻氮化物层和衬底以形成沟槽。在沟槽的相对侧上修整氮化物层，以加宽氮化物层内的沟槽。沟槽填充有氧化物材料。从存储器件剥离氮化物层，在沟槽上方形成台面。

65. 发明申请

US20100171161A1 DOUBLE-IMPLANT NOR FLASH MEMORY STRUCTURE AND METHOD OF MANUFACTURING THE SAME 有权
标题翻译：双重印记或闪存存储器结构及其制造方法
公开(公告)号：US20100171161A1
公开(公告)日：2010-07-08
申请号：US12350298
申请日：2009-01-08
申请人： Yider Wu , Yung-Chung Lee , Yi-Hsiu Chen
发明人： Yider Wu , Yung-Chung Lee , Yi-Hsiu Chen
IPC分类号： H01L29/788 , H01L29/00 , H01L21/336
CPC分类号： H01L27/11521 , H01L29/42324 , H01L29/66825 , H01L29/7881
摘要： In a method of manufacturing a double-implant NOR flash memory structure, a phosphorus ion implantation process is performed, so that a P-doped drain region is formed in a semiconductor substrate between two gate structures to overlap with a highly-doped drain (HDD) region and a lightly-doped drain (LDD) region. Therefore, the electric connection at a junction between the HDD region and the LDD region is enhanced and the carrier mobility in the memory is not lowered while the problems of short channel effect and punch-through of LDD region are solved.
摘要翻译：在制造双注入NOR NOR闪存结构的方法中，执行磷离子注入工艺，使得在两个栅极结构之间的半导体衬底中形成P掺杂漏极区，以与高掺杂漏极（HDD ）区域和轻掺杂漏极（LDD）区域。因此，解决了HDD区域和LDD区域之间的连接处的电连接，并且解决了存储器中的载流子迁移率，同时解决了LDD区域的短沟道效应和穿通问题。

66. 发明申请

US20100090256A1 SEMICONDUCTOR STRUCTURE WITH STRESS REGIONS 审中-公开
标题翻译：具有应力区域的半导体结构
公开(公告)号：US20100090256A1
公开(公告)日：2010-04-15
申请号：US12249152
申请日：2008-10-10
申请人： Hung-Wei Chen , Yider Wu
发明人： Hung-Wei Chen , Yider Wu
IPC分类号： H01L29/04
CPC分类号： H01L29/045 , H01L21/823412 , H01L21/823425 , H01L27/11521 , H01L29/40114 , H01L29/42324 , H01L29/7843 , H01L29/7881
摘要： A semiconductor structure with stress regions includes a substrate defining a first and a second device zone; a first and a second stress region formed in each of the first and second device zones to yield stress different in level; and a barrier plug separating the two device zones from each other. Due to the stress yielded at the stress regions, increased carrier mobility and accordingly, increased reading current can be obtained, and a relatively lower reading voltage is needed to obtain initially required reading current. As a result, the probability of stress-induced leakage current (SILC) is reduced and the semiconductor memory structure may have enhanced data retention ability.
摘要翻译：具有应力区域的半导体结构包括限定第一和第二器件区的衬底; 形成在所述第一和第二装置区域中的每一个中的第一和第二应力区域，以产生不同水平的应力; 以及将两个装置区彼此分开的阻挡塞。由于在应力区产生的应力，载流子迁移率增加，因此可以获得增加的读取电流，并且需要相对较低的读取电压来获得最初需要的读取电流。结果，应力诱发漏电流（SILC）的概率降低，并且半导体存储器结构可能具有增强的数据保留能力。

67. 发明申请

US20080273399A1 SINGLE-POLY NON-VOLATILE MEMORY 有权
标题翻译：单波非易失性存储器
公开(公告)号：US20080273399A1
公开(公告)日：2008-11-06
申请号：US11762369
申请日：2007-06-13
申请人： Chao Yang Chen , Yider Wu , Hsiao Hua Lu
发明人： Chao Yang Chen , Yider Wu , Hsiao Hua Lu
IPC分类号： G11C16/04
CPC分类号： G11C16/0433
摘要： A single-poly non-volatile memory includes a storing node, a control node and a floating gate. While a programming operation is executed, a bit line is provided with a low voltage and a control line is provided with a high voltage so that a coupling voltage occurs in the floating gate. The voltage difference between the floating gate and the storing node is able to send electrons into the floating gate, but the voltage difference between the floating gate and the control node is not enough to expel electrons from the floating gate. While an erasing operation is executed, a bit line is provided with a high voltage and a control line is provided with a low voltage so that a coupling voltage occurs on the floating gate. The voltage difference between the floating gate and the storing node is able to expel electrons from the floating gate, but the voltage difference between the floating gate and the control node is not enough to send electrons into the floating gate.
摘要翻译：单聚多边形非易失性存储器包括存储节点，控制节点和浮动门。当执行编程操作时，位线被提供有低电压，并且控制线被提供有高电压，使得在浮动栅极中发生耦合电压。浮动栅极和存储节点之间的电压差能够将电子发送到浮动栅极，但是浮动栅极和控制节点之间的电压差不足以从浮动栅极排出电子。当执行擦除操作时，位线被提供有高电压，并且控制线设置有低电压，使得在浮动栅极上发生耦合电压。浮栅和存储节点之间的电压差能够从浮置栅极排出电子，但是浮栅和控制节点之间的电压差不足以将电子发送到浮置栅极。

68. 发明授权

US07344938B2 Method of fabricating memory 有权
标题翻译：制造记忆的方法
公开(公告)号：US07344938B2
公开(公告)日：2008-03-18
申请号：US11745059
申请日：2007-05-07
申请人： Kent Kuohua Chang , Jongoh Kim , Yider Wu
发明人： Kent Kuohua Chang , Jongoh Kim , Yider Wu
IPC分类号： H01L21/8244
CPC分类号： H01L27/11568 , H01L27/105 , H01L27/11573
摘要： A method of fabricating a memory device is described. During the process of forming the memory cell area and the periphery area of a semiconductor device a photoresist layer is formed on the memory cell area before the spacers are formed on the sidewalls of the gates. Therefore, the memory cell area is prevented from being damaged to mitigate the leakage current problem during the process of forming spacers in the periphery circuit area.
摘要翻译：描述了一种制造存储器件的方法。在形成存储单元区域和半导体器件的外围区域的过程中，在形成在栅极的侧壁上的间隔物之前，在存储单元区域上形成光致抗蚀剂层。因此，在外围电路区域中形成间隔物的过程中，防止存储单元区域被损坏以减轻漏电流问题。

69. 发明申请

US20070262412A1 Avoiding Field Oxide Gouging In Shallow Trench Isolation (STI) Regions 审中-公开
标题翻译：在浅沟槽隔离（STI）区域避免场氧化物气刨
公开(公告)号：US20070262412A1
公开(公告)日：2007-11-15
申请号：US11781551
申请日：2007-07-23
申请人： Angela Hui , Jusuke Ogura , Yider Wu
发明人： Angela Hui , Jusuke Ogura , Yider Wu
IPC分类号： H01L29/00
CPC分类号： H01L21/76224
摘要： A method and device for avoiding oxide gouging in shallow trench isolation (STI) regions of a semiconductor device. A trench may be etched in an STI region and filled with insulating material. An anti-reflective coating (ARC) layer may be deposited over the STI region and extend beyond the boundaries of the STI region. A portion of the ARC layer may be etched leaving a remaining portion of the ARC layer over the STI region and extending beyond the boundaries of the STI region. A protective cap may be deposited to cover the remaining portion of the ARC layer as well as the insulating material. The protective cap may be etched back to expose the ARC layer. However, the protective cap still covers and protects the insulating material. By providing a protective cap that covers the insulating material, gouging of the insulating material in STI regions may be avoided.
摘要翻译：一种用于避免半导体器件的浅沟槽隔离（STI）区域中的氧化物气刨的方法和装置。可以在STI区域中蚀刻沟槽并填充绝缘材料。抗反射涂层（ARC）层可以沉积在STI区域上并延伸超出STI区域的边界。可以蚀刻ARC层的一部分，留下ARC层的剩余部分超过STI区域并延伸超出STI区域的边界。可以沉积保护盖以覆盖ARC层的剩余部分以及绝缘材料。可以将保护盖回蚀以暴露ARC层。然而，保护盖仍然覆盖并保护绝缘材料。通过提供覆盖绝缘材料的保护帽，可以避免STI区域中的绝缘材料的气刨。

70. 发明授权

US07229876B2 Method of fabricating memory 有权
标题翻译：制造记忆的方法
公开(公告)号：US07229876B2
公开(公告)日：2007-06-12
申请号：US11138612
申请日：2005-05-25
申请人： Kent Kuohua Chang , Jongoh Kim , Yider Wu
发明人： Kent Kuohua Chang , Jongoh Kim , Yider Wu
IPC分类号： H01L21/8244
CPC分类号： H01L27/11568 , H01L27/105 , H01L27/11573
摘要： A method of fabricating a memory device is described. During the process of forming the memory cell area and the periphery area of a semiconductor device a photoresist layer is formed on the memory cell area before the spacers are formed on the sidewalls of the gates. Therefore, the memory cell area is prevented from being damaged to mitigate the leakage current problem during the process of forming spacers in the periphery circuit area.
摘要翻译：描述了一种制造存储器件的方法。在形成存储单元区域和半导体器件的外围区域的过程中，在形成在栅极的侧壁上的间隔物之前，在存储单元区域上形成光致抗蚀剂层。因此，在外围电路区域中形成间隔物的过程中，防止存储单元区域被损坏以减轻漏电流问题。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式