会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 41. 发明授权
    • Cell buffer memory for a large capacity and high throughput ATM switch
    • 用于大容量和高吞吐量ATM交换机的单元缓冲存储器
    • US06249524B1
    • 2001-06-19
    • US09044171
    • 1998-03-19
    • Norihiko MoriwakiKenichi SakamotoAkihiko TakaseAkio MakimotoKazumasa Yanagisawa
    • Norihiko MoriwakiKenichi SakamotoAkihiko TakaseAkio MakimotoKazumasa Yanagisawa
    • H04J324
    • H04L49/108H04Q11/0478
    • Provided is a high-throughput large-capacity ATM switch in which variation in memory access time and data output delay time generated in the case where a DRAM is used as a cell buffer of the ATM switch is absorbed. To realize this, the ATM switch comprises a first memory using a DRAM for storing cells, a second memory using an SRAM for switching and temporarily storing the cells before transferring the cells to the first memory, and a controller for generating write/read address and timing signals for the first and second memories. The controller generates read address and timing signals for the second memory and write address and timing signals for the first memory taking variation in access time or delay time based on access address of the first memory into account, so that the cells are output on destination output lines after the cells are switched and stored in the second memory and then stored in the first memory.
    • 提供了一种高吞吐量大容量ATM交换机,其中在将DRAM用作ATM交换机的小区缓冲器的情况下产生的存储器访问时间和数据输出延迟时间的变化被吸收。 为了实现这一点,ATM交换机包括使用用于存储单元的DRAM的第一存储器,使用SRAM的第二存储器,用于在将单元传送到第一存储器之前切换和临时存储单元;以及控制器,用于产生写/ 用于第一和第二存储器的定时信号。 控制器产生用于第二存储器的读取地址和定时信号,并且基于第一存储器的存取地址来考虑第一存储器的存取时间或延迟时间的变化的写入地址和定时信号,从而在目的地输出 将单元切换并存储在第二存储器中,然后存储在第一存储器中。
    • 42. 发明授权
    • Shared buffer memory type ATM communication system and method with a
broadcast facility
    • 共享缓冲存储器类型ATM通信系统和方法与广播设施
    • US5394397A
    • 1995-02-28
    • US38615
    • 1993-03-29
    • Junichirou YanagiYoshihiro AshiTakahiko KozakiAkihiko TakaseTakashi Nakashima
    • Junichirou YanagiYoshihiro AshiTakahiko KozakiAkihiko TakaseTakashi Nakashima
    • H04M3/42H04L12/18H04L12/761H04L12/931H04L12/951H04Q3/52H04Q11/04H04L12/56H04J3/26H04L12/48
    • H04L12/5601H04L49/108H04L49/203H04L49/309
    • An ATM switching system which includes an input interface which is provided every incoming line and serves to convert header information of each input cell into internal routing information, a shared buffer memory and a cell writing control unit which forms normal cell list structures, which are prepared in correspondence to outgoing lines and in which a plurality of normal cells are chained together with their next addresses, and a broadcast cell list structure, in which a plurality of broadcast cells are chained together with their next addresses, in the shared buffer memory, and serves to add successively the input cells to ones of the list structures, which are selected in correspondence to respective internal routing information. The invention also includes a cell reading control unit which serves to fetch selectively the cell from the list structures formed in the shared buffer memory to distribute the cell thus fetched to the associated outgoing lines. The cell reading control unit includes a broadcast destination table for "storing broadcast destination specifying information for specifying the outgoing lines, through which the broadcast cell is to be output, using a bit pattern, in correspondence to the internal routing information of the broadcast cell".
    • 一种ATM交换系统,其包括为每条输入线路提供的输入接口,用于将每个输入单元的头信息转换为内部路由信息,共享缓冲存储器和形成正常小区列表结构的小区写入控制单元,其被准备 对应于输出线,并且其中多个正常小区与其下一个地址一起链接在一起,以及广播小区列表结构,其中多个广播小区与其下一个地址一起连接在共享缓冲存储器中,以及 用于将输入单元连续地添加到与各个内部路由信息相对应地选择的列表结构中的一个。 本发明还包括一个单元读取控制单元,用于从形成在共享缓冲存储器中的列表结构中选择性地提取单元,以将由此提取的单元分配到相关联的输出行。 小区读取控制单元包括:广播目的地表,用于根据广播小区的内部路由信息,使用位模式存储用于指定要输出广播小区的出行的广播目的地指定信息; 。
    • 45. 发明授权
    • Method of multiplexing digital signals and apparatus therefor
    • 数字信号复用方法及其设备
    • US4967410A
    • 1990-10-30
    • US324656
    • 1989-03-17
    • Akihiko TakaseYoshitaka Takasaki
    • Akihiko TakaseYoshitaka Takasaki
    • H04J3/00H04J3/06
    • H04J3/0623
    • A high speed digital signal multiplexing method and apparatus are provided wherein a plurality of first higher bit rate transmission frames are provided, each first higher bit rate transmission frame being multiplexed therein with lower bit rate signals in an n-byte (n is an integer) interleave manner, and the lower bit rate signals are selectively derived from the plurality of first higher bit rate transmission frames and multiplexed into a second higher bit rate transmission frame. When a phase conflict is detected among the derived lower bit rate signals, all the data columns of at least one of the derived lower bit rate signals are given a predetermined delay by means of a shift register, and the derived signals are multiplexed into the second higher bit rate transmission frame. When a first higher bit rate transmission frame asynchronous with the system frame is detected, a pointer is derived which pointer represents a predetermined information unit within the derived lower bit rate signal. The derived pointer is inserted into a time slot corresponding to the frame pattern position of the second higher bit rate transmission frame for the lower bit rate signal. Thereafter, the derived signals are multiplexed.
    • 提供了一种高速数字信号复用方法和装置,其中提供多个第一较高比特率传输帧,每个第一高比特率传输帧在其中复用,其中n字节(n为整数)的较低比特率信号, 并且从多个第一较高比特率传输帧中选择性地导出较低比特率信号,并被多路复用为第二较高比特率传输帧。 当在导出的较低比特率信号中检测到相位冲突时,通过移位寄存器给出所导出的较低比特率信号中的至少一个的所有数据列,并将导出的信号复用到第二 较高的比特率传输帧。 当检测到与系统帧异步的第一较高比特率传输帧时,导出指针,该指针表示所导出的较低比特率信号内的预定信息单元。 导出的指针被插入到与较低比特率信号的第二较高比特率传输帧的帧模式位置相对应的时隙中。 此后,导出的信号被多路复用。
    • 46. 发明申请
    • Virtual Network and Management Method of Virtual Network
    • 虚拟网络的虚拟网络和管理方法
    • US20120089707A1
    • 2012-04-12
    • US13208526
    • 2011-08-12
    • Takashige BabaAkihiko Takase
    • Takashige BabaAkihiko Takase
    • G06F15/177
    • H04L41/046H04L41/022H04L41/0806H04L41/0853H04L45/04H04L45/60
    • There is a need to generate a virtual network across multiple physical networks without the need for users to understand information about the respective physical networks.A network system includes: multiple communication systems for communication with a user; multiple physical network management servers that manage multiple physical networks including multiple routers; and a virtual network management server that manages a virtual network connecting the communication systems with each other through the physical networks. The virtual network management server acquires physical network configuration information. The virtual network management server generates management information in order to manage the physical networks as one abstraction network. The virtual network management server configures the abstraction network by transmitting the generated management information to each of the physical network management servers and the routers.
    • 需要在多个物理网络之间生成虚拟网络,而不需要用户了解有关相应物理网络的信息。 网络系统包括:用于与用户通信的多个通信系统; 多个物理网络管理服务器,管理多个物理网络,包括多个路由器; 以及虚拟网络管理服务器,其管理通过物理网络彼此连接通信系统的虚拟网络。 虚拟网络管理服务器获取物理网络配置信息。 虚拟网络管理服务器生成管理信息,以便将物理网络作为一个抽象网络进行管理。 虚拟网络管理服务器通过将生成的管理信息发送到物理网络管理服务器和路由器中的每一个来配置抽象网络。
    • 48. 发明申请
    • Qos CONTROL SYSTEM
    • QOS控制系统
    • US20080008091A1
    • 2008-01-10
    • US11764400
    • 2007-06-18
    • Kazuma YumotoAkihiko Takase
    • Kazuma YumotoAkihiko Takase
    • H04L12/56
    • H04L47/24H04L47/15H04L47/70H04L47/745H04L47/748H04L47/781H04L47/822H04L47/824
    • A QoS control system for controlling allocation of a resource in a network, comprising: a terminal unit; a node unit for transferring a packet which is sent and to be received by the terminal unit; a resource requesting unit for requesting to allocate of a resource of the node unit; and a QoS control unit for controlling allocation of a resource of the node unit; in which the QoS control unit manages communication path information for transferring the packet received by the node unit, and resource information of the node unit, determines whether or not a node unit included in the communication path through which the terminal unit makes a communication can provide with a requested resource, and determines an alternative proposal of the requested resource when the node unit cannot provide with the requested resource, and notifies the resource requesting unit of the alternative proposal.
    • 一种用于控制网络中的资源分配的QoS控制系统,包括:终端单元; 节点单元,用于传送由终端单元发送和要接收的分组; 资源请求单元,用于请求分配节点单元的资源; 以及QoS控制单元,用于控制所述节点单元的资源的分配; 其中QoS控制单元管理用于传送由节点单元接收的分组的通信路径信息和节点单元的资源信息,确定包括在终端单元进行通信的通信路径中的节点单元是否可以提供 并且当节点单元不能提供所请求的资源时,确定所请求的资源的替代方案,并且向资源请求单元通知替代提议。
    • 49. 发明授权
    • ATM switch
    • ATM交换机
    • US06463066B2
    • 2002-10-08
    • US09797696
    • 2001-03-05
    • Norihiko MoriwakiKenichi SakamotoAkihiko TakaseAkio MakimotoKazumasa Yanagisawa
    • Norihiko MoriwakiKenichi SakamotoAkihiko TakaseAkio MakimotoKazumasa Yanagisawa
    • H04J324
    • H04L49/108H04Q11/0478
    • Provided is a high-throughput large-capacity ATM switch in which variation in memory access time and data output delay time generated in the case where a DRAM is used as a cell buffer of the ATM switch is absorbed. To realize this, the ATM switch comprises a first memory using a DRAM for storing cells, a second memory using an SRAM for switching and temporarily storing the cells before transferring the cells to the first memory, and a controller for generating write/read address and timing signals for the first and second memories. The controller generates read address and timing signals for the second memory and write address and timing signals for the first memory taking variation in access time or delay time based on access address of the first memory into account, so that the cells are output on destination output lines after the cells are switched and stored in the second memory and then stored in the first memory.
    • 提供了一种高吞吐量大容量ATM交换机,其中在将DRAM用作ATM交换机的小区缓冲器的情况下产生的存储器访问时间和数据输出延迟时间的变化被吸收。 为了实现这一点,ATM交换机包括使用用于存储单元的DRAM的第一存储器,使用SRAM的第二存储器,用于在将单元传送到第一存储器之前切换和临时存储单元;以及控制器,用于产生写/ 用于第一和第二存储器的定时信号。 控制器产生用于第二存储器的读取地址和定时信号,并且基于第一存储器的存取地址来考虑第一存储器的存取时间或延迟时间的变化的写入地址和定时信号,从而在目的地输出 将单元切换并存储在第二存储器中,然后存储在第一存储器中。