专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

21. 发明授权

US07993547B2 Semiconductor ceramic composition and process for producing the same 有权
标题翻译：半导体陶瓷组合物及其制造方法
公开(公告)号：US07993547B2
公开(公告)日：2011-08-09
申请号：US12444895
申请日：2007-10-26
申请人： Takeshi Shimada , Kazuya Toji
发明人： Takeshi Shimada , Kazuya Toji
IPC分类号： H01B1/08 , C04B35/46
CPC分类号： H01C7/025 , C04B35/4682 , C04B35/62675 , C04B35/62685 , C04B2235/3201 , C04B2235/3208 , C04B2235/3234 , C04B2235/3251 , C04B2235/3294 , C04B2235/3298 , C04B2235/3418 , C04B2235/5436 , C04B2235/6562 , C04B2235/6565 , C04B2235/6584 , H01C17/06533
摘要： It is intended to provide a semiconductor ceramic composition in which a part of Ba in BaTiO3 is substituted with Bi—Na, which is capable of restraining the evaporation of Bi in the calcination step, is capable of restraining the compositional deviation of Bi—Na thereby suppressing the formation of different phases, is capable of further reducing the resistivity at room temperature, and is capable of restraining the fluctuation of the Curie temperature; and to provide a production process of the same. When a calcined Ba(TiM)O3 powder (M is a semiconductor dopant) and a calcined (BiNa)TiO3 powder are separately prepared and the Ba(TiM)O3 powder is calcined at a relatively high temperature while the (BiNa)TiO3 powder is at a relatively low temperature, both at the most suitable temperatures for them, then the evaporation of Bi may be retarded and the compositional deviation of Bi—Na may be thereby suppressed to inhibit the formation of different phases; and when these calcined powders are mixed, formed and sintered, then a semiconductor ceramic composition which has a low resistivity at room temperature and is capable of restraining the fluctuation of the Curie temperature can be obtained.
摘要翻译：旨在提供一种半导体陶瓷组合物，其中BaTiO 3中的Ba的一部分被Bi-Na代替，Bi-Na能够抑制在煅烧步骤中Bi的蒸发，因此能够抑制Bi-Na的组成偏差抑制不同相的形成，能够进一步降低室温下的电阻率，并且能够抑制居里温度的波动; 并提供相同的生产工艺。当分别制备煅烧的Ba（TiM）O 3粉末（M是半导体掺杂剂）和煅烧（BiNa）TiO 3粉末时，并且在（BiNa）TiO 3粉末是相对较高的温度下煅烧Ba（TiM）O 3粉末，在相对较低的温度下，在它们最适合的温度下，则Bi的蒸发可能被延迟，并且可以抑制Bi-Na的组成偏差以抑制不同相的形成; 并且当将这些煅烧粉末混合，形成和烧结时，可以获得在室温下具有低电阻率并且能够抑制居里温度波动的半导体陶瓷组合物。

22. 发明授权

US07700509B2 Method of producing semiconductor porcelain composition 失效
标题翻译：半导体陶瓷组合物的制造方法
公开(公告)号：US07700509B2
公开(公告)日：2010-04-20
申请号：US11910222
申请日：2006-03-31
申请人： Takeshi Shimada , Koichi Terao , Kazuya Toji
发明人： Takeshi Shimada , Koichi Terao , Kazuya Toji
IPC分类号： C04B35/00 , C01F17/00 , C01D15/02 , C01B13/14 , C04B35/46 , H01B1/08
CPC分类号： H01G4/1227 , C04B35/4682 , C04B35/62695 , C04B35/6303 , C04B2235/3201 , C04B2235/3208 , C04B2235/3224 , C04B2235/3225 , C04B2235/3227 , C04B2235/3234 , C04B2235/3298 , C04B2235/3418 , C04B2235/5436 , C04B2235/5445 , C04B2235/6584 , C04B2235/96 , H01C7/025
摘要： A method of producing a semiconductor disk represented by a composition formula [(Bi0.5Na0.5)x(Ba1−yRy)1−x]TiO3, in which R is at least one element of La, Dy, Eu, Gd and Y and x and y each satisfy 0≦x≦0.14, and 0.002≦y≦0.02 includes carrying out a sintering in an inert gas atmosphere with an oxygen concentration of 9 ppm to 1% and wherein a treatment at an elevated temperature in an oxidizing atmosphere after the sintering is not carried out.
摘要翻译：由组成式[（Bi0.5Na0.5）x（Ba1-yRy）1-x] TiO3表示的半导体盘的制造方法，其中R是La，Dy，Eu，Gd和Y中的至少一种元素 x和y分别满足0＆lt; nlE; x＆lt; ll; 0.14和0.002＆nlE; y＆nlE; 0.02包括在氧浓度为9ppm至1％的惰性气体气氛中进行烧结，并且其中在升高的温度下在氧化不进行烧结后的气氛。

23. 发明申请

US20080227622A1 Dielectric Porcelain Composition for Use in Electronic Devices 失效
标题翻译：用于电子设备的介质瓷组合物
公开(公告)号：US20080227622A1
公开(公告)日：2008-09-18
申请号：US11993700
申请日：2005-06-24
申请人： Takeshi Shimada , Kazuhiro Kura
发明人： Takeshi Shimada , Kazuhiro Kura
IPC分类号： C04B35/47
CPC分类号： H01B3/12 , C04B35/44 , C04B35/47 , C04B35/6262 , C04B2235/3208 , C04B2235/3213 , C04B2235/3217 , C04B2235/3224 , C04B2235/3227 , C04B2235/3232 , C04B2235/3286 , C04B2235/5436 , C04B2235/5445 , C04B2235/6585 , C04B2235/80 , C04B2235/85 , C04B2235/94
摘要： The invention intends to provide a dielectric porcelain composition for use in electronic devices, which has the dielectric characteristics such that the Qf value is high, the temperature coefficient τf of a resonant frequency is small and a value thereof can be controlled in a wide range in positive and negative directions in the vicinity where the relative dielectric constant εr is 39. According to the invention, when, in La—Pr—Al—Ga—Sr—Ti-based oxide dielectric porcelain, contents of the respective elements are limited to be within particular ranges and Sr is partially substituted by Ca, a structure having a (1-x)(La1-yLny)(Al1-zGaz)O3-x(Sr1-mCam)TiO3 solid solution as a main phase, in which a solid solution of Al—Ga—Sr-based oxide and/or a solid solution of Al—Ga-based oxide and a Sr oxide is/are precipitated in a grain boundary thereof, can be obtained, whereby the above-mentioned object can be achieved.
摘要翻译：本发明旨在提供一种用于电子器件的电介质瓷组合物，其具有使Qf值高的介电特性，谐振频率的温度系数τf小，其值可以在宽范围内被控制在相对介电常数ε为39附近的正方向和负方向。根据本发明，当在La-Pr-Al-Ga-Sr-Ti系氧化物介电瓷中，各元素的含量被限制为在特定范围内，并且Sr部分地被Ca取代，具有（1-x）（La 1-y L n Y y）（Al 1-z） Ga O O O O x x））））））））））））））））））））））））））））））））））））））））））））））其中Al-Ga-Sr基氧化物和/或Al-Ga类氧化物和Sr氧化物的固溶体的固溶体沉淀在可以得到其晶界，由此得到上述物体可以实现。

24. 发明授权

US07648935B2 Dielectric porcelain composition for use in electronic devices 失效
标题翻译：用于电子设备的介电瓷组合物
公开(公告)号：US07648935B2
公开(公告)日：2010-01-19
申请号：US11993700
申请日：2005-06-24
申请人： Takeshi Shimada , Kazuhiro Kura
发明人： Takeshi Shimada , Kazuhiro Kura
IPC分类号： C04B35/47
CPC分类号： H01B3/12 , C04B35/44 , C04B35/47 , C04B35/6262 , C04B2235/3208 , C04B2235/3213 , C04B2235/3217 , C04B2235/3224 , C04B2235/3227 , C04B2235/3232 , C04B2235/3286 , C04B2235/5436 , C04B2235/5445 , C04B2235/6585 , C04B2235/80 , C04B2235/85 , C04B2235/94
摘要： The invention intends to provide a dielectric porcelain composition for use in electronic devices, which has the dielectric characteristics such that the Qf value is high, the temperature coefficient τf of a resonant frequency is small and a value thereof can be controlled in a wide range in positive and negative directions in the vicinity where the relative dielectric constant ∈r is 39. According to the invention, when, in La—Pr—Al—Ga—Sr—Ti-based oxide dielectric porcelain, contents of the respective elements are limited to be within particular ranges and Sr is partially substituted by Ca, a structure having a (1-x)(La1-yLny)(Al1-zGaz)O3-x(Sr1-mCam)TiO3 solid solution as a main phase, in which a solid solution of Al—Ga—Sr-based oxide and/or a solid solution of Al—Ga-based oxide and a Sr oxide is/are precipitated in a grain boundary thereof, can be obtained, whereby the above-mentioned object can be achieved.
摘要翻译：本发明旨在提供一种用于电子器件的电介质瓷组合物，其具有使Qf值高的介电特性，谐振频率的温度系数τf小，其值可以在宽范围内被控制根据本发明，当在La-Pr-Al-Ga-Sr-Ti系氧化物介电瓷中，各元素的含量限于在一定范围内，Sr部分被Ca取代，Ca是具有（1-x）（La1-yLny）（Al1-zGaz）O3-x（Sr1-mCam）TiO3固溶体作为主相的结构，其中a 可以获得Al-Ga-Sr系氧化物和/或Al-Ga系氧化物和Sr氧化物的固溶体在其晶界析出的固溶体，由此上述目的可以是实现了

25. 发明申请

US20100288195A1 PLASMA PROCESSING METHOD AND APPARATUS 审中-公开
标题翻译：等离子体处理方法和装置
公开(公告)号：US20100288195A1
公开(公告)日：2010-11-18
申请号：US12846403
申请日：2010-07-29
申请人： Eiji IKEGAMI , Shoji Ikuhara , Takeshi Shimada , Kenichi Kuwabara , Takao Arase , Tsuyoshi Matsumoto
发明人： Eiji IKEGAMI , Shoji Ikuhara , Takeshi Shimada , Kenichi Kuwabara , Takao Arase , Tsuyoshi Matsumoto
IPC分类号： C23C16/00
CPC分类号： H01J37/32963 , H01J37/32082 , H01J37/32091 , H01J37/321 , H01J37/3211 , H01J37/32192 , H01J37/32917 , H01J37/32926 , H01J37/32935 , H01J37/32981 , H01J37/3299 , H01J2237/1825 , H01J2237/327 , H01L21/67069 , H01L21/67242 , H05H1/46
摘要： Plasma processing of plural substrates is performed in a plasma processing apparatus, which is provided with a plasma processing chamber having an antenna electrode and a lower electrode for placing and retaining the plural substrates in turn within the plasma processing chamber, a gas feeder for feeding processing gas into the processing chamber, a vacuum pump for discharging gas from the processing chamber via a vacuum valve, and a solenoid coil for forming a magnetic field within the processing chamber. At least one of the plural substrates is placed on the lower electrode, and the processing gas is fed into the processing chamber. RF power is fed to the antenna electrode via a matching network to produce a plasma within the processing chamber in which a magnetic field has been formed by the solenoid coil. This placing of at least one substrate and this feeding of the processing gas are then repeated until the plasma processing of all of the plural substrates is completed. An end of seasoning is determined when a parameter including an internal pressure of the processing chamber has become stable to a steady value with plasma processing time.
摘要翻译：在具有等离子体处理室的等离子体处理装置中进行多个基板的等离子体处理，该等离子体处理室具有用于在等离子体处理室内依次放置和保持多个基板的天线电极和下部电极，供给处理用气体供给装置气体进入处理室，用于经由真空阀从处理室排出气体的真空泵和用于在处理室内形成磁场的螺线管线圈。多个基板中的至少一个被放置在下电极上，并且处理气体被馈送到处理室中。 RF功率经由匹配网络馈送到天线电极，以在处理室内产生等离子体，其中已经由螺线管线圈形成了磁场。然后重复这种至少一个基板的放置和该处理气体的进料，直至完成所有多个基板的等离子体处理。当包括处理室的内部压力的参数在具有等离子体处理时间的稳定值变得稳定时，确定调味品的结束。

26. 发明申请

US20100183862A1 RESIN COMPOSITION, AND PREPREG 失效
标题翻译：树脂组合物和PREPREG
公开(公告)号：US20100183862A1
公开(公告)日：2010-07-22
申请号：US12594278
申请日：2008-04-11
申请人： Yasuyuki Yokoe , Toru Kaneko , Hiroshi Numata , Takeshi Shimada
发明人： Yasuyuki Yokoe , Toru Kaneko , Hiroshi Numata , Takeshi Shimada
IPC分类号： B32B27/04 , C08K9/10 , B32B37/00
CPC分类号： C08J5/24 , C08G59/504 , C08J3/241 , C08J2363/00 , C08K5/41 , C08L63/00 , C08L2205/14 , Y10T156/10 , Y10T428/24994 , Y10T428/249948 , Y10T428/24995 , Y10T428/249952 , Y10T428/25 , Y10T428/254 , Y10T428/2938 , Y10T428/31511 , Y10T428/31515 , C08L2666/02
摘要： The present invention discloses: a resin composition comprising, as essential components, 100 parts by mass of a component (A) which is an epoxy resin, 41 to 80 parts by mass of a component (B) which is thermoplastic resin particles, and 20 to 50 parts by mass (in terms of diaminodiphenylsulfone) of a component (C) which is diaminodiphenylsulfone microencapsulated with a coating agent, in which resin composition the thermoplastic resin particles (B) comprise at least thermoplastic resin particles (B1) having an average particle diameter of 1 to 50 μm and thermoplastic resin particles (B2) having an average particle diameter of 2 to 100 μm at a mass ratio of 3:1 to 1:3 and the average particle diameter ratio D2/D1 of the average particle diameter D2 of the thermoplastic resin particles (B2) to the average particle diameter D1 of the thermoplastic resin particles (B1) is 2 or more, and a prepreg produced using the resin composition.
摘要翻译：本发明公开了一种树脂组合物，作为必要成分，将100质量份作为环氧树脂的成分（A），41〜80质量份作为热塑性树脂粒子的成分（B）和20质量份至50质量份（以二氨基二苯砜计）（以二氨基二苯基砜为单位），该组分（C）是用涂料微胶囊化的二氨基二苯砜，其中树脂组合物热塑性树脂颗粒（B）至少包含具有平均颗粒的热塑性树脂颗粒直径为1〜50μm，平均粒径为2〜100μm的热塑性树脂粒子（B2）的质量比为3:1〜1:3，平均粒径D2 / D1为平均粒径D2 的热塑性树脂粒子（B2）与热塑性树脂粒子（B1）的平均粒径D1的比为2以上，使用该树脂组合物制造的预浸料坯。

27. 发明申请

US20090297066A1 Image transmitting apparatus and image transmitting program 有权
标题翻译：图像发送装置和图像发送程序
公开(公告)号：US20090297066A1
公开(公告)日：2009-12-03
申请号：US12219931
申请日：2008-07-30
申请人： Hideo Hatayama , Masamichi Sakaino , Masaru Nishita , Takeshi Shimada
发明人： Hideo Hatayama , Masamichi Sakaino , Masaru Nishita , Takeshi Shimada
IPC分类号： G06K9/03
CPC分类号： G06T11/60 , A63F13/12 , A63F13/63 , A63F2300/57 , A63F2300/6018
摘要： A game apparatus functioning as an image transmitting apparatus includes a CPU. The CPU performs an edit of at least one image with a controller according to an instruction by a user, transmits image data of the image through a wireless communication module to a network during execution of the edit, and further transmits layout information indicating a layout of the image after completion of the edit.
摘要翻译：用作图像发送装置的游戏装置包括CPU。 CPU根据用户的指示，使用控制器执行至少一个图像的编辑，在执行编辑期间通过无线通信模块将图像的图像数据发送到网络，并且进一步发送指示布局的布局信息完成编辑后的图像。

28. 发明申请

US20090111680A1 DIELECTRIC PORCELAIN COMPOSITION FOR USE IN ELECTRONIC DEVICES 失效
标题翻译：用于电子设备的电介质组合物
公开(公告)号：US20090111680A1
公开(公告)日：2009-04-30
申请号：US12063483
申请日：2005-08-11
申请人： Takeshi Shimada
发明人： Takeshi Shimada
IPC分类号： C04B35/495
CPC分类号： H01B3/12 , C04B35/495 , C04B35/62695 , C04B2235/3206 , C04B2235/3213 , C04B2235/3215 , C04B2235/3279 , C04B2235/3284 , C04B2235/3286 , C04B2235/5436 , C04B2235/5445 , C04B2235/6585 , H05K1/0306
摘要： ABSTRACT The invention intends to provide a dielectric porcelain composition for use in electronic devices which can be controlled in the temperature coefficient πf in particular in a negative direction and can shorten a sintering period while maintaining a high Qf value and a high dielectric constant. According to the invention, in conventional composition having a composition formula represented by XBa(Mg1/3Ta2/3)O3-Y(BazSrl-z)(Ga1/2Ta1/2)O3, when Mg is substituted by Ni to form a specific structure, the temperature coefficient πf can be controlled in a negative direction and the πf can be controlled in the range of 0.80 to −4.45 ppm/° C. while maintaining a high Qf value and a high dielectric constant, and even when a sintering period, which has been so far necessary substantially 50 hr, is reduced to 25 hr substantially one half the above, similar Qf value can be obtained.
摘要翻译：摘要本发明旨在提供一种用于电子器件的电介质瓷组合物，其可以特别在负方向上控制温度系数pif，并且可以在保持高Qf值和高介电常数的同时缩短烧结周期。根据本发明，在具有由XBa（Mg1 / 3Ta2 / 3）O3-Y（BazSrl-z）（Ga1 / 2Ta1 / 2）O3表示的组成式的常规组合物中，当Mg被Ni取代以形成特定结构时，可以将温度系数pif控制在负方向，并且可以将pif控制在0.80〜-4.45ppm /℃的范围内，同时保持高Qf值和高介电常数，并且即使当烧结期间，基本上50小时已经基本上需要减少到25小时，可以获得类似的Qf值。

29. 发明申请

US20090078676A1 METHOD FOR DRY ETCHING Al2O3 FILM 有权
标题翻译：干法蚀刻Al2O3薄膜的方法
公开(公告)号：US20090078676A1
公开(公告)日：2009-03-26
申请号：US12022207
申请日：2008-01-30
申请人： Kentaro YAMADA , Takeshi Shimada , Kotaro Fujimoto
发明人： Kentaro YAMADA , Takeshi Shimada , Kotaro Fujimoto
IPC分类号： C23F1/00
CPC分类号： C23F4/00 , G11B5/3163
摘要： The invention provides a dry etching method for processing a wafer having an Ru film formed on a thick Al2O3 film to be used for a magnetic head, capable of realizing high selectivity. In the etching of a wafer having disposed on an NiCr film 15 an Al2O3 film 14, an Ru film 13, an SiO2 film 12 and a resist mask 11, the Ru film 13 is etched via plasma using a processing gas containing Cl2 and O2 (FIG. 1(c)), and thereafter, the Ru film 13 is used as a mask to etch the Al2O3 film 14 via plasma using a gas mixture mainly containing BCl3 and also containing Cl2 and Ar (FIG. 1(d)).
摘要翻译：本发明提供了一种用于处理具有形成在用于磁头的厚Al 2 O 3膜上的Ru膜的晶片的干蚀刻方法，其能够实现高选择性。在设置在NiCr膜15上的Al 2 O 3膜14，Ru膜13，SiO 2膜12和抗蚀剂掩模11的晶片的蚀刻中，使用含有Cl 2和O 2的处理气体等离子体蚀刻Ru膜13 然后，使用Ru膜13作为掩模，使用主要含有BCl 3的气体混合物，还含有Cl 2和Ar（图1（d））的等离子体来蚀刻Al 2 O 3膜14。

30. 发明授权

US07320056B2 Multi-processor system 失效
标题翻译：多处理器系统
公开(公告)号：US07320056B2
公开(公告)日：2008-01-15
申请号：US11285184
申请日：2005-11-23
申请人： Takeshi Shimada , Tatsuru Nakagaki , Akihiro Kobayashi
发明人： Takeshi Shimada , Tatsuru Nakagaki , Akihiro Kobayashi
IPC分类号： G06F13/16
CPC分类号： G06F12/0831 , G06F12/0813 , G06F13/1663
摘要： Data transmission for writing data into a shared memory is performed by a high-speed dedicated line provided between each processor and the shared memory. When a processor performs writing to a shared memory space, the processor notifies an update notification bus corresponding to the conventional global bus, to which address the update is to be performed. The other processors which have detected this notification inhibit access to that address and wait for the write data to be sent to the address via the dedicated line. When the data has arrived, the data is written into the corresponding address. Here, the data is also written into the corresponding address, thereby maintaining the cache coherency. Moreover, when transmitting a write address, it is necessary to acquire the bus use right while data transmission is performed by using the dedicated line, which significantly reduces the time required for acquiring the bus use right.
摘要翻译：通过设置在每个处理器和共享存储器之间的高速专用线来执行用于将数据写入共享存储器的数据传输。当处理器对共享存储器空间进行写入时，处理器通知对应于常规全局总线的更新通知总线，该更新将被执行到该地址。检测到该通知的其他处理器禁止访问该地址，并等待通过专用线将写入数据发送到地址。数据到达时，数据写入相应的地址。这里，数据也被写入相应的地址，从而保持高速缓存一致性。此外，当发送写入地址时，需要通过使用专用线来执行数据传输时获取总线使用权，这大大减少了获取总线使用权所需的时间。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式