专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明授权

US10031741B2 Upgrade of port firmware and driver software for a target device 有权
公开(公告)号：US10031741B2
公开(公告)日：2018-07-24
申请号：US14870554
申请日：2015-09-30
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION
发明人： Roger G. Hathorn , Steven E. Klein , Mikel W. Welsh
IPC分类号： G06F8/654 , H04L12/863 , G06F13/362
摘要： Processing of frames from a receive queue maintained by a port firmware of an embedded port of a host bus adapter is suspended via a request from a driver of the host bus adapter. New driver software is loaded for the host bus adapter and new port firmware is loaded in the embedded port, in response to the suspending of the processing of frames from the receive queue. The processing of frames from the receive queue is resumed via another request from the driver of the host bus adapter, in response to the loading of the new driver software and the new port firmware.

12. 发明申请

US20180145918A1 ADJUSTMENT OF AN INFORMATION UNIT PACING CREDIT TO INCREASE DATA TRANSMISSION RATE 审中-公开
公开(公告)号：US20180145918A1
公开(公告)日：2018-05-24
申请号：US15359327
申请日：2016-11-22
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION
发明人： Roger G. Hathorn , Bret W. Holley , Harry M. Yudenfriend
IPC分类号： H04L12/801 , H04L29/08 , H04L12/911
CPC分类号： H04L47/39 , H04L47/82 , H04L67/1097
摘要： A first device determines whether an indicator is configured to allow use of an increased value for an information unit pacing credit that is greater than a default value for the information unit pacing credit, where the information unit pacing credit indicates a number of information units that a second device is allowed to send to the first device without waiting for any additional response from the first device. In response to determining that the indicator is configured to allow use of the increased value for the information unit pacing credit that is greater than the default value for the information unit pacing credit, the first device adjusts the information unit pacing credit via a response sent from the first device to the second device, to the increased value that is greater than the default value.

13. 发明授权

US09864716B2 Receiving buffer credits by a plurality of channels of one or more host computational devices for transmitting data to a control unit 有权
公开(公告)号：US09864716B2
公开(公告)日：2018-01-09
申请号：US14717733
申请日：2015-05-20
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION
发明人： Roger G. Hathorn , Bret W. Holley , Matthew J. Kalos
IPC分类号： G06F13/40 , G06F13/36 , G06F5/12 , G06F13/16 , G06F3/06 , H04L12/801
CPC分类号： G06F13/4027 , G06F3/0613 , G06F3/0656 , G06F3/067 , G06F5/12 , G06F13/1642 , G06F13/1673 , G06F13/36 , G06F2003/0691 , G06F2205/126 , G06F2213/0008 , H04L47/39
摘要： A channel of a host computational device sends a command to transfer data to a control unit included in a storage controller. The channel of the host computational device receives a number of buffer credits from the control unit for communication with the control unit, where the number of buffer credits that is received is based on the control unit monitoring a number of transfer ready operations and a number of retry operations during a monitoring period while communicating with a plurality of channels that includes the channel.

14. 发明申请

US20170163772A1 COMMUNICATIONS TO A PLURALITY OF CLOUD STORAGES VIA A PLURALITY OF COMMUNICATIONS PROTOCOLS THAT CHANGE OVER TIME 审中-公开
公开(公告)号：US20170163772A1
公开(公告)日：2017-06-08
申请号：US14961247
申请日：2015-12-07
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION
发明人： Matthew G. Borlick , Lokesh M. Gupta , Roger G. Hathorn , Karl A. Nielsen
IPC分类号： H04L29/06 , H04L29/08
CPC分类号： H04L69/08 , H04L67/1097
摘要： Provided are a method, a system, and a computer program product in which a computational device transmits, via a first communications protocol, a first set of data to a first cloud storage maintained by a first entity. The computational device transmits, via a second communications protocol, a second set of data to a second cloud storage maintained by a second entity.

15. 发明授权

US09641455B2 Mechanism for terminating relay operations in a distributed switch with cascaded configuration 有权
公开(公告)号：US09641455B2
公开(公告)日：2017-05-02
申请号：US13945125
申请日：2013-07-18
申请人： International Business Machines Corporation
发明人： Patricia G. Driever , Roger G. Hathorn , Henry J. May , Christoph Raisch , Daniel Sentler
IPC分类号： H04L12/26 , H04L12/933 , H04L12/931 , H04L12/939
CPC分类号： H04L49/15 , H04L49/357 , H04L49/557
摘要： Provided are a method, a system, and a computer program product in which a plurality of switches are maintained in a cascaded configuration. A switch relays a switch fabric internal link services (SW-ILS) to generate a pair of exchanges comprising a first exchange and a second exchange at the switch. In response to a termination of the first exchange of the pair of exchanges, the second exchange of the pair of exchanges is terminated.

16. 发明申请

US20170090911A1 UPGRADE OF PORT FIRMWARE AND DRIVER SOFTWARE FOR A TARGET DEVICE 审中-公开
公开(公告)号：US20170090911A1
公开(公告)日：2017-03-30
申请号：US14870554
申请日：2015-09-30
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION
发明人： Roger G. Hathorn , Steven E. Klein , Mikel W. Welsh
IPC分类号： G06F9/445 , G06F13/362 , H04L12/863
CPC分类号： G06F8/654 , G06F13/362 , H04L47/626
摘要： Processing of frames from a receive queue maintained by a port firmware of an embedded port of a host bus adapter is suspended via a request from a driver of the host bus adapter. New driver software is loaded for the host bus adapter and new port firmware is loaded in the embedded port, in response to the suspending of the processing of frames from the receive queue. The processing of frames from the receive queue is resumed via another request from the driver of the host bus adapter, in response to the loading of the new driver software and the new port firmware.

17. 发明申请

US20170090899A1 UPGRADE OF FIRMWARE IN AN INTERFACE HARDWARE OF A DEVICE IN ASSOCIATION WITH THE UPGRADE OF DRIVER SOFTWARE FOR THE DEVICE 审中-公开
公开(公告)号：US20170090899A1
公开(公告)日：2017-03-30
申请号：US14870569
申请日：2015-09-30
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION
发明人： Roger G. Hathorn , Steven E. Klein , Mikel W. Welsh
IPC分类号： G06F9/445
CPC分类号： G06F8/654 , G06F8/65 , G06F9/4411 , G06F13/362 , H04L47/626
摘要： An interface hardware of a device suspends processing of frames from a receive queue maintained by a firmware stored in the memory of the interface hardware. New firmware is loaded for the interface hardware, in response to the suspending of the processing of frames from the receive queue, and in response to receiving at least one command subsequent to loading of a new driver software for a driver of the device. The processing of frames from the receive queue is resumed, in response to the loading of the new firmware.

18. 发明授权

US09609065B2 Bridge for implementing a converged network protocol to facilitate communication between different communication protocol networks 有权
公开(公告)号：US09609065B2
公开(公告)日：2017-03-28
申请号：US14504307
申请日：2014-10-01
申请人： International Business Machines Corporation
发明人： Louie A. Dickens , Roger G. Hathorn , Michael E. Starling , Daniel J. Winarski
IPC分类号： H04L12/28 , H04L12/66 , H04L29/06 , G06F15/16 , H04L29/08 , H04L12/46 , H04L12/24
CPC分类号： H04L67/141 , H04L12/4625 , H04L12/4633 , H04L41/0803 , H04L69/08 , H04L69/18
摘要： Provided are a computer program product, system, and method for implementing a converged network protocol to facilitate communication between different communication protocol networks. There are configuration parameters in a memory for communication between the first adaptor implementing a first communication protocol and the second adaptor in a converged network protocol to indicate to the second adaptor that the converged network protocol is supported. A packet is received at the first adaptor encoded in a second communication protocol directed to a third communication protocol network, forwarded to the second adaptor, and then forwarded to the third communication protocol network. A command is received at the second adaptor, directed to the first adaptor, to implement a first function in the converged network protocol for communication between the first and second adaptors. A second function in the first communication protocol to implement the first function is transmitted to the first adaptor.

19. 发明授权

US09584268B2 Device level enablement of a communications protocol 有权
标题翻译：通信协议的设备级别启用
公开(公告)号：US09584268B2
公开(公告)日：2017-02-28
申请号：US14060441
申请日：2013-10-22
申请人： International Business Machines Corporation
发明人： Susan K. Candelaria , Roger G. Hathorn , Matthew J. Kalos , Beth A. Peterson
IPC分类号： G06F15/173 , H04L1/24 , H04L29/06 , H04L12/24 , H04L12/26
CPC分类号： H04L1/244 , H04L29/06537 , H04L41/0803 , H04L43/50 , H04L69/18 , H04L69/24
摘要： An apparatus, system, and method are disclosed for device level enablement of a communications protocol. An adapter compatibility module determines an adapter compatibility status for a plurality of host adapters. A positive adapter compatibility status indicates that each host adapter in the plurality of host adapters is compatible with a communications protocol. A processor compatibility module determines a processor compatibility status for one or more processors. The one or more processors coordinate data transfers to and from the plurality of host adapters. A positive processor compatibility status indicates that each of the one or more processors is compatible with the communications protocol. A compatibility summary module determines a compatibility summary for the plurality of host adapters and the one or more processors. The compatibility summary indicates a positive compatibility relative to the communications protocol in response to a positive processor compatibility status and a positive adapter compatibility status.
摘要翻译：公开了一种用于通信协议的设备级实现的装置，系统和方法。适配器兼容性模块确定多个主机适配器的适配器兼容性状态。正适配器兼容性状态表示多个主机适配器中的每个主机适配器与通信协议兼容。处理器兼容性模块确定一个或多个处理器的处理器兼容性状态。一个或多个处理器协调到和从多个主机适配器的数据传输。正处理器兼容性状态表示一个或多个处理器中的每一个与通信协议兼容。兼容性摘要模块确定多个主机适配器和一个或多个处理器的兼容性摘要。响应于正处理器兼容性状态和正适配器兼容性状态，兼容性摘要指示相对于通信协议的正确兼容性。

20. 发明授权

US09436607B2 Locking a cache line for write operations on a bus 有权
公开(公告)号：US09436607B2
公开(公告)日：2016-09-06
申请号：US14712868
申请日：2015-05-14
申请人： International Business Machines Corporation
发明人： Stephen L. Blinick , Charles S. Cardinell , Roger G. Hathorn , Bernhard Laubli , Miguel A. Montoya , Timothy J. Van Patten
IPC分类号： G06F12/00 , G06F12/08 , G06F12/12 , G06F12/10 , G06F12/14
CPC分类号： G06F12/0879 , G06F12/0802 , G06F12/0804 , G06F12/0833 , G06F12/0891 , G06F12/1009 , G06F12/127 , G06F12/1475 , G06F2212/1052 , G06F2212/303 , G06F2212/604 , G06F2212/62 , G06F2212/657
摘要： Provided are a computer program product, system, and method for locking a cache line for a burst write operations on a bus. A cache line is allocated in a cache for a target address. A lock is set for the cache line, wherein setting the lock prevents the data in the cache line from being cast out. Data is written to the cache line. All the data in the cache line is flushed to the target address over a bus in response to completing writing to the cache line.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式