会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 12. 发明授权
    • One transistor cell FeRAM memory array
    • 一个晶体管单元FeRAM存储器阵列
    • US06711049B1
    • 2004-03-23
    • US10282985
    • 2002-10-28
    • Sheng Teng HsuJong-Jan LeeFengyan ZhangNobuyoshi Awaya
    • Sheng Teng HsuJong-Jan LeeFengyan ZhangNobuyoshi Awaya
    • G11C1122
    • G11C11/22
    • A one-transistor FeRAM memory cell array includes an array of ferroelectric transistors arranged in rows and columns, each transistor having a source, a drain, a channel, a gate oxide layer over the channel and a ferroelectric stack formed on the gate oxide layer; word lines connecting the gate ferroelectric stack top electrodes of transistors in a row of the array; a connection to the channel of all transistors in the array formed by a substrate well; a set of first bit lines connecting the sources of all transistors in a column of the array; and a set of second bit lines connecting the drains of all transistors in a column of the array; wherein the ferroelectric stack has opposed edges, which, when projected to a level of the source, drain and channel, are coincident with an abutted edge of the source and the channel and the drain and the channel, respectively.
    • 单晶体管FeRAM存储单元阵列包括以行和列布置的铁电晶体管阵列,每个晶体管具有源极,漏极,沟道,沟道上的栅极氧化物层和形成在栅极氧化物层上的铁电堆叠; 连接阵列中的晶体管的栅极铁电叠层顶部电极的字线; 连接到由衬底阱形成的阵列中的所有晶体管的沟道; 连接阵列的列中的所有晶体管的源的一组第一位线; 以及连接阵列中的所有晶体管的漏极的一组第二位线; 其中所述铁电堆叠具有相对的边缘,当所述铁电堆叠被投影到所述源极的水平面时,所述漏极和沟道分别与所述源极和所述沟道以及所述漏极和所述沟道的邻接边缘重合。
    • 14. 发明授权
    • C-axis oriented lead germanate film
    • C轴取向锗酸铅膜
    • US06616857B2
    • 2003-09-09
    • US09942203
    • 2001-08-29
    • Tingkai LiFengyan ZhangYoshi OnoSheng Teng Hsu
    • Tingkai LiFengyan ZhangYoshi OnoSheng Teng Hsu
    • H01B108
    • H01L21/31691C23C16/40H01L21/31604Y10S438/933Y10T428/12674Y10T428/12701Y10T428/12875
    • A ferroelectric Pb5Ge3O11 (PGO) thin film is provided with a metal organic vapor deposition (MOCVD) process and RTP (Rapid Thermal Process) annealing techniques. The PGO film is substantially crystallization with c-axis orientation at temperature between 450 and 650° C. The PGO film has an average grain size of about 0.5 microns, with a deviation in grain size uniformity of less than 10%. Good ferroelectric properties are obtained for a 150 nm thick film with Ir electrodes. The films also show fatigue-free characteristics: no fatigue was observed up to 1×109 switching cycles. The leakage currents increase with increasing applied voltage, and are about 3.6×10−7 A/cm2 at 100 kV/cm. The dielectric constant shows a behavior similar to most ferroelectric materials, with a maximum dielectric constant of about 45. These high quality MOCVD Pb5Ge3O11 films can be used for high density single transistor ferroelectric memory applications because of the homogeneity of the PGO film grain size.
    • 铁电Pb5Ge3O11(PGO)薄膜提供金属有机气相沉积(MOCVD)工艺和RTP(快速热处理)退火技术。 PGO膜在450-650℃的温度下基本上以c轴取向结晶.PGO膜的平均粒径为约0.5微米,晶粒尺寸均匀度的偏差小于10%。 对于具有Ir电极的150nm厚的膜,获得良好的铁电性能。 这些胶片还显示出无疲劳特性:在1x109个开关周期内没有观察到疲劳。 泄漏电流随着施加电压的增加而增加,在100kV / cm时为约3.6×10 -7 A / cm 2。 介电常数表现出类似于大多数铁电材料的行为,其最大介电常数为约45.这些高质量的MOCVD Pb5Ge3O11膜可用于高密度单晶硅铁氧体存储器应用,因为PGO膜晶粒尺寸的均匀性。
    • 18. 发明授权
    • C-axis oriented lead germanate film and deposition method
    • C轴取向锗酸铅膜和沉积法
    • US06410343B1
    • 2002-06-25
    • US09301420
    • 1999-04-28
    • Tingkai LiFengyan ZhangYoshi OnoSheng Teng Hsu
    • Tingkai LiFengyan ZhangYoshi OnoSheng Teng Hsu
    • H01L2100
    • H01L21/31691C23C16/40H01L21/31604Y10S438/933Y10T428/12674Y10T428/12701Y10T428/12875
    • A ferroelectric Pb5Ge3O11 (PGO) thin film is provided with a metal organic vapor deposition (MOCVD) process and RTP (Rapid Thermal Process) annealing techniques. The PGO film is substantially crystallization with c-axis orientation at temperature between 450 and 650° C. The PGO film has an average grain size of about 0.5 microns, with a deviation in grain size uniformity of less than 10%. Good ferroelectric properties are obtained for a 150 nm thick film with Ir electrodes. The films also show fatigue-free characteristics: no fatigue was observed up to 1×109 switching cycles. The leakage currents increase with increasing applied voltage, and are about 3.6×10−7A/cm2 at 100 kV/cm. The dielectric constant shows a behavior similar to most ferroelectric materials, with a maximum dielectric constant of about 45. These high quality MOCVD Pb5Ge3O11 films can be used for high density single transistor ferroelectric memory applications because of the homogeneity of the PGO film grain size.
    • 铁电Pb5Ge3O11(PGO)薄膜提供金属有机气相沉积(MOCVD)工艺和RTP(快速热处理)退火技术。 PGO膜在450-650℃的温度下基本上以c轴取向结晶.PGO膜的平均粒径为约0.5微米,晶粒尺寸均匀度的偏差小于10%。 对于具有Ir电极的150nm厚的膜,获得良好的铁电性能。 这些胶片还显示出无疲劳特性:在1x109个开关周期内没有观察到疲劳。 泄漏电流随着施加电压的增加而增加,在100kV / cm时为约3.6×10 -7 A / cm 2。 介电常数表现出类似于大多数铁电材料的行为,其最大介电常数为约45.这些高质量的MOCVD Pb5Ge3O11膜可用于高密度单晶硅铁氧体存储器应用,因为PGO膜晶粒尺寸的均匀性。
    • 19. 发明授权
    • Method for forming an iridium oxide (IrOx) nanowire neural sensor array
    • 形成氧化铱(IrOx)纳米线神经传感器阵列的方法
    • US07905013B2
    • 2011-03-15
    • US11809959
    • 2007-06-04
    • Fengyan ZhangBruce D. UlrichWei GaoSheng Teng Hsu
    • Fengyan ZhangBruce D. UlrichWei GaoSheng Teng Hsu
    • H01K3/10
    • A61N1/0543B82Y15/00B82Y30/00Y10T29/49128Y10T29/4913Y10T29/49165Y10T29/49167Y10T29/49169Y10T428/24998
    • An iridium oxide (IrOx) nanowire neural sensor array and associated fabrication method are provided. The method provides a substrate with a conductive layer overlying the substrate, and a dielectric layer overlying the conductive layer. The substrate can be a material such as Si, SiO2, quartz, glass, or polyimide, and the conductive layer is a material such as ITO, SnO2, ZnO, TiO2, doped ITO, doped SnO2, doped ZnO, doped TiO2, TiN, TaN, Au, Pt, or Ir. The dielectric layer is selectively wet etched, forming contact holes with sloped walls in the dielectric layer and exposing regions of the conductive layer. IrOx nanowire neural interfaces are grown from the exposed regions of the conductive layer. The IrOx nanowire neural interfaces each have a cross-section in a range of 0.5 to 10 micrometers, and may be shaped as a circle, rectangle, or oval.
    • 提供氧化铱(IrOx)纳米线神经传感器阵列及相关制造方法。 该方法提供了具有覆盖在衬底上的导电层的衬底和覆盖导电层的电介质层。 基板可以是诸如Si,SiO 2,石英,玻璃或聚酰亚胺的材料,并且导电层是诸如ITO,SnO 2,ZnO,TiO 2,掺杂的ITO,掺杂的SnO 2,掺杂的ZnO,掺杂的TiO 2,TiN, TaN,Au,Pt或Ir。 电介质层被选择性地湿蚀刻,与电介质层中的倾斜壁形成接触孔并且暴露导电层的区域。 IrOx纳米线神经接口从导电层的暴露区域生长。 IrOx纳米线神经接口各自具有在0.5至10微米的范围内的横截面,并且可以被成形为圆形,矩形或椭圆形。
    • 20. 发明申请
    • IrOx Nanostructure Electrode Neural Interface Optical Device
    • IrOx纳米结构电极神经界面光学器件
    • US20090024182A1
    • 2009-01-22
    • US12240501
    • 2008-09-29
    • Fengyan ZhangSheng Teng Hsu
    • Fengyan ZhangSheng Teng Hsu
    • A61N1/36
    • C30B25/00A61N1/0543B82Y5/00B82Y10/00B82Y30/00C30B29/16C30B29/605Y10S977/811Y10S977/904Y10S977/932
    • An optical device with an iridium oxide (IrOx) electrode neural interface, and a corresponding fabrication method are provided. The method provides a substrate and forms a first conductive electrode overlying the substrate. A photovoltaic device having a first electrical interface is connected to the first electrode. A second electrical interface of the photovoltaic device is connected to a second conductive electrode formed overlying the photovoltaic device. An array of neural interface single-crystal IrOx nanostructures are formed overlying the second electrode, where x≦4. The IrOx nanostructures can be partially coated with an electrical insulator, such as SiO2, SiN, TiO2, or spin on glass (SOG), leaving the IrOx distal ends exposed. In one aspect, a buffer layer is formed overlying the second electrode surface, made from a material such as LiNbO3, LiTaO3, or SA, for the purpose of orienting the growth direction of the IrOx nanostructures.
    • 提供了具有氧化铱(IrOx)电极神经接口的光学器件及相应的制造方法。 该方法提供了一个衬底并且形成了覆盖衬底的第一导电电极。 具有第一电接口的光电器件连接到第一电极。 光电器件的第二电接口连接到形成在光伏器件上的第二导电电极。 形成了覆盖第二电极的神经界面单晶IrOx纳米结构阵列,其中x <= 4。 IrOx纳米结构可以部分地涂覆有电绝缘体,例如SiO 2,SiN,TiO 2或旋转玻璃(SOG),留下IrOx远端暴露。 在一个方面,为了定向IrOx纳米结构的生长方向,形成了由诸如LiNbO 3,LiTaO 3或SA的材料制成的第二电极表面上的缓冲层。