会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明公开
    • 저항체를 갖는 배선 기판 및 배선 기판의 제조 방법
    • 具有涂覆在电阻表面上的电阻和导体的电路板及其制造方法
    • KR1020040107433A
    • 2004-12-20
    • KR1020040043286
    • 2004-06-12
    • 신꼬오덴기 고교 가부시키가이샤
    • 다나카고이치
    • H05K1/16
    • H01C17/24H01C17/22H05K1/167H05K2201/0347H05K2201/035H05K2203/171
    • PURPOSE: A circuit board and a method for manufacturing the same are provided to achieve improved reliability by accurately adjusting electrical resistance value of resistor. CONSTITUTION: A method for manufacturing a circuit board comprises a first step of forming a circuit pattern on a surface of a circuit board(10); a second step of printing a resistor(16) between electrodes of the circuit pattern with a resistor paste; a third step of measuring electrical resistance value of the resistor; and a fourth step of forming a conductor(18) of a predetermined area, for adjusting electrical resistance value, wherein the conductor has a conductivity higher than the resistor, in case where the measured electrical resistance value does not fall within a tolerance of design.
    • 目的:提供一种电路板及其制造方法,通过精确调整电阻器的电阻值来提高可靠性。 构成:制造电路板的方法包括在电路板(10)的表面上形成电路图案的第一步骤。 在电路图形的电极之间用电阻浆料印刷电阻器(16)的第二步骤; 测量电阻器的电阻值的第三步骤; 以及形成预定面积的导体(18)的第四步骤,用于调节电阻值,其中当测量的电阻值不在设计的公差范围内时,导体的导电率高于电阻器。
    • 4. 发明公开
    • 칩 저항기를 제조하는 방법
    • 制造芯片电阻的方法
    • KR1020140000622A
    • 2014-01-03
    • KR1020130036182
    • 2013-04-03
    • 랄렉 일렉트로닉 코포레이션
    • 첸풀
    • H01C17/06H01C7/00
    • H01C17/006H01C7/00H01C17/22Y10T156/108
    • In a method of manufacturing a chip resistor (2), a semi-product (43) is formed by sandwiching an electric-insulating material layer (5) between an electric-conducting material layer (41) and a heat-dissipating material layer (42). Resistor sections (46) arranged in an array on the semi-product (43) are formed by forming longitudinal first slots (44) and transverse second slots (45) through the semi-product (43). Slits are formed on a first layer (411) of each resistor section to form a resistor main body (21). A dividing slot (231) is formed on a second layer (421) of each resistor section (46). Electrodes (24) are formed to be electrically connected to opposite ends (214) of the resistor main body (21). The resistor sections (46) are trimmed from the semi-product (43) to obtain the chip resistors (2). [Reference numerals] (S01) Form a semi-product; (S011) Coat a heat-conductive polymer material on one of an electric-conducting material layer and a heat-dissipating material layer; (S012) Stack the other one of the electric-conducting material layer and the heat-dissipating material layer on the heat-conductive polymer material; (S013) Heat the electric-conducting material layer and the heat-dissipating material layer under a vacuum condition; (S02) Form resistor sections arranged in an array on the semi-product; (S021) Form longitudinally extending first slots through the semi-product; (S022) Form longitudinally extending second slots through the semi-product; (S03) Form slits on a first layer of each resistor section to form a resistor main body; (S04) Form a slot on a second layer of each resistor section to form a heat dissipating layer; (S05) Form two electrodes electrically and respectively connected to opposite ends of the resistor main body; (S06) Trim the resistor sections from the semi-product to obtain chip resistors
    • 在制造片状电阻器(2)的方法中,通过将电绝缘材料层(5)夹在导电材料层(41)和散热材料层(41)之间而形成半成品(43) 42)。 通过形成通过半成品(43)的纵向第一槽(44)和横向第二槽(45)而形成在半产品(43)上排列成阵列的电阻部分(46)。 在每个电阻器部分的第一层(411)上形成狭缝以形成电阻器主体(21)。 分隔槽(231)形成在每个电阻器部分(46)的第二层(421)上。 电极(24)形成为电连接到电阻器主体(21)的相对端(214)。 从半成品(43)修剪电阻器部分(46)以获得芯片电阻器(2)。 (附图标记)(S01)形成半成品; (S011)在导电材料层和散热材料层之一上覆盖导热性高分子材料, (S012)将导电性材料层和散热材料层中的另一方堆叠在导热性聚合物材料上; (S013)在真空条件下加热导电材料层和散热材料层; (S02)在半成品上排列成阵列的形成电阻器部分; (S021)通过半成品纵向延伸第一槽; (S022)通过半成品纵向延伸第二槽; (S03)在每个电阻器部分的第一层上形成狭缝以形成电阻器主体; (S04)在每个电阻器部分的第二层上形成槽,以形成散热层; (S05)电连接并分别连接到电阻器主体的相对端的两个电极; (S06)从半产品中修剪电阻器部分,以获得芯片电阻
    • 6. 发明公开
    • 반도체 장치 및 그 전압 트리밍 방법
    • 半导体装置和电压调节方法
    • KR1020120045329A
    • 2012-05-09
    • KR1020100106804
    • 2010-10-29
    • 에스케이하이닉스 주식회사
    • 임재혁
    • G11C5/14G11C5/02
    • G05F1/56H01C17/22Y10T307/305
    • PURPOSE: A semiconductor device and a voltage trimming method thereof are provided to implement an optimum operation property by independently trimming a reference voltage at each slave chip. CONSTITUTION: A master chip and a plurality of slave chips(SLAVE CHIP1 to SLAVE CHIP4) are vertically laminated. A semiconductor chip through line(101A) passes through the master chip and the plurality of slave chips to be electrically connected. The plurality of slave chips receive a reference voltage from the master chip through the semiconductor chip through line and generates an internal voltage through a trimming reference voltage after the reference voltage is independently trimmed.
    • 目的:提供半导体器件及其电压修整方法,通过在每个从芯片上独立地调整参考电压来实现最佳操作特性。 构成:主芯片和多个从芯片(SLAVE CHIP1至SLAVE CHIP4)垂直层压。 通过线路(101A)的半导体芯片通过主芯片和多个从芯片进行电连接。 多个从芯片从主芯片通过半导体芯片通过线路接收参考电压,并且在参考电压被独立地修整之后通过修整参考电压产生内部电压。
    • 10. 发明公开
    • 저항기 및 저항기 형성방법
    • 电阻和形成电阻的方法
    • KR1020110126417A
    • 2011-11-23
    • KR1020100046083
    • 2010-05-17
    • 삼성전기주식회사
    • 위홍복소원욱박종흠박영귀
    • H01C10/00
    • H01C17/22Y10T29/49082
    • PURPOSE: A resistor and a method for forming a resistor are provided to reduce manufacturing costs for a resistor by forming most of penetration holes to control a resistance value with a general process. CONSTITUTION: A conductor, in which a plurality of penetration holes is formed, is provided(S110). The resistance value of a resistance area is measured(S120). The resistance value of the resistance area is corrected by eliminating selectively parts which connect a plurality of penetration holes(S130). A solder resist layer is laminated in the conductor(S140). A pair of electrodes is formed in the both sides of the resistance area(S150).
    • 目的:提供电阻器和形成电阻器的方法,以通过形成大部分穿透孔以通过一般工艺来控制电阻值来降低电阻器的制造成本。 构成:提供形成有多个贯通孔的导体(S110)。 测量电阻面积的电阻值(S120)。 通过消除选择连接多个贯通孔的部件来修正电阻区域的电阻值(S130)。 导电体层叠阻焊层(S140)。 在电阻区域的两侧形成一对电极(S150)。