会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明公开
    • 반도체 장치 및 메모리 시스템
    • 制造半导体器件的半导体器件和存储器系统,并提高电气特性
    • KR1020040087985A
    • 2004-10-15
    • KR1020040072801
    • 2004-09-11
    • 가부시키가이샤 히타치세이사쿠쇼가부시키가이샤 히타치초에루. 에스. 아이. 시스테무즈
    • 사쿠마가즈키카와무라마사야스타카하시야스시마스다마사치카와다타마키스기야마미치아키니시자와히로타카스가노토시오
    • H01L23/12
    • H01L2224/32245H01L2224/48091H01L2224/4826H01L2224/48465H01L2224/73215H01L2924/01055Y02D10/13H01L2924/00014H01L2924/00
    • PURPOSE: A semiconductor device is provided to make a semiconductor device thin by making a resin sealing member thin, and to improve an electrical characteristic by greatly reducing the floating capacitance of a lead. CONSTITUTION: A resin sealing member(12) is prepared. The first semiconductor chip has the first and second outer terminals on a circuit formation surface. The second semiconductor chip has the third and fourth outer terminals on a circuit formation surface. The first, second and third leads extend to the inside and outside of the resin sealing member. The first lead is ramified into two in at least the resin sealing member. One of the ramified first lead is fixed to the circuit formation surface of the first semiconductor chip. The other of the ramified first lead is fixed to the circuit formation surface of the second semiconductor chip. The second lead is fixed to the circuit formation surface of the first semiconductor chip, connected to the second outer terminal. The third lead is fixed to the circuit formation surface of the second semiconductor chip, connected to the fourth outer terminal. The first and second semiconductor chips are operated by a clock signal supplied to the first lead while the back surfaces of the chips face each other. The first and second chip control signals are input from the outside of the resin sealing member to the second and third leads to make the first and second semiconductor chips be in a low power consumption mode, respectively.
    • 目的:提供半导体器件,通过使树脂密封构件变薄而使半导体器件变薄,并且通过大大降低引线的浮置电容来改善电特性。 构成:制备树脂密封件(12)。 第一半导体芯片在电路形成表面上具有第一和第二外部端子。 第二半导体芯片在电路形成表面上具有第三和第四外部端子。 第一,第二和第三引线延伸到树脂密封构件的内部和外部。 至少树脂密封部件中的第一引线分成两部分。 分支的第一引线中的一个固定到第一半导体芯片的电路形成表面。 分支的第一引线中的另一个固定到第二半导体芯片的电路形成表面。 第二引线固定在与第二外部端子连接的第一半导体芯片的电路形成表面上。 第三引线固定在与第四外部端子连接的第二半导体芯片的电路形成表面上。 第一和第二半导体芯片由提供给第一引线的时钟信号操作,而芯片的背面彼此面对。 第一和第二芯片控制信号从树脂密封构件的外部输入到第二和第三引线,以使第一和第二半导体芯片分别处于低功耗模式。