会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明专利
    • Bipolar semiconductor element and manufacturing method thereof
    • 双极半导体元件及其制造方法
    • JP2012230964A
    • 2012-11-22
    • JP2011097111
    • 2011-04-25
    • Kansai Electric Power Co Inc:The関西電力株式会社
    • NISHIMURA MASAHIKONAKAYAMA KOJIMITSUYANAGI YOICHIASANO KATSUNORI
    • H01L29/868H01L21/331H01L21/332H01L21/336H01L29/12H01L29/732H01L29/739H01L29/744H01L29/78H01L29/861
    • PROBLEM TO BE SOLVED: To provide an SiC bipolar semiconductor element which has excellent crystal quality consisting of a p-type SiC substrate.SOLUTION: According to a diode element 1 presented here, a p-type SiC anode layer 12, a p-type SiC drift layer 13 and an n+ type SiC cathode layer 14 are formed on an n-type SiC substrate 21 by epitaxial growth and then the n-type SiC substrate 21 is removed. This means that, since a p+ type 4H-SiC anode layer 12 likened to a p-type substrate is fabricated by epitaxial growth, its crystal growth speed is slower than for a p-type substrate fabricated by bulk growth, so that excellent crystal quality is obtained even when the concentration of aluminum which is a p-type dopant is increased. Therefore, this p+ type 4H-SiC anode layer 12 with excellent crystal quality can be likened to a substrate, making it possible to realize an SiC diode element with excellent crystal quality consisting of a p-type SiC substrate.
    • 要解决的问题:提供一种具有由p型SiC衬底组成的优异晶体质量的SiC双极半导体元件。 解决方案:根据这里所示的二极管元件1,通过在n型SiC衬底21上形成p型SiC阳极层12,p型SiC漂移层13和n +型SiC阴极层14 外延生长,然后去除n型SiC衬底21。 这意味着由于通过外延生长制造与p型衬底相似的p +型4H-SiC阳极层12,其晶体生长速度比通过本体生长制造的p型衬底慢,因此优异的晶体质量 即使当p型掺杂剂的铝的浓度增加时也是这样。 因此,具有优异的晶体质量的p +型4H-SiC阳极层12可以与基板相同,可以实现由p型SiC基板构成的具有优异的晶体质量的SiC二极管元件。 版权所有(C)2013,JPO&INPIT
    • 7. 发明专利
    • Semiconductor device and manufacturing method thereof
    • 半导体器件及其制造方法
    • JP2008066354A
    • 2008-03-21
    • JP2006239729
    • 2006-09-05
    • Sony Corpソニー株式会社
    • NAKAMURA MOTOAKIYAMAMURA YASUHIRO
    • H01L29/749H01L21/28H01L21/332
    • PROBLEM TO BE SOLVED: To reduce a cell area and prevent short-circuiting among areas forming a thyristor by a salicide process.
      SOLUTION: The semiconductor device 1 is provided with a thyristor 20 wherein a first conductive first area 21, a second conductive second area 22, a first conductive third area 23, and a second conductive fourth area 24 are bonded in sequence and the third area 23 is formed in a semiconductor area (semiconductor substrate 11), and a gate (gate electrode 32) formed on the third area 23. The second area 22 is formed in an opening 47 that is formed on the third area 23 and reaches the third area 23 of an insulation film 40, and the first area 21 is formed over the second area 22 inside the opening 47 to a part of the insulation film 40. Metal silicide films 25, 26 and 27 are formed on the first area 21, the gate electrode 32 and the fourth area 24, respectively.
      COPYRIGHT: (C)2008,JPO&INPIT
    • 要解决的问题:通过自对准硅化物工艺在减少电池面积并防止形成晶闸管的区域之间发生短路。 解决方案:半导体器件1设置有晶闸管20,其中依次键合第一导电第一区域21,第二导电第二区域22,第一导电第三区域23和第二导电第四区域24, 第三区域23形成在半导体区域(半导体基板11)中,以及形成在第三区域23上的栅极(栅电极32)。第二区域22形成在形成在第三区域23上并到达的开口47中 绝缘膜40的第三区域23和第一区域21形成在开口47的内部的第二区域22的一部分的绝缘膜40上。金属硅化物膜25,26和27形成在第一区域21上 ,栅电极32和第四区域24。 版权所有(C)2008,JPO&INPIT