会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明专利
    • Semiconductor device
    • 半导体器件
    • JP2009290240A
    • 2009-12-10
    • JP2009207688
    • 2009-09-09
    • Hitachi Ltd株式会社日立製作所
    • NOGUCHI JUNJIMATSUMOTO TAKASHIOSHIMA TAKAFUMIONOZUKA TOSHIHIKO
    • H01L21/768H01L21/3205H01L23/52H01L23/522
    • PROBLEM TO BE SOLVED: To efficiently attain capacity reduction and securement of a via processing margin. SOLUTION: This semiconductor device having a plurality of wiring layers has: a first wiring layer 26 having a predetermined region; a second wiring layer 47 located in an upper layer of the first wiring layer; an interlayer insulating film 36 provided between the first wiring layer and the second wiring layer; and barrier insulating films (29, 31) provided between the interlayer insulating film and wiring of the first wiring layer, wherein thickness of the barrier insulating film at an upper part of the wiring in the predetermined region is thicker than the barrier insulating film at an upper part of wiring in regions except the predetermined region, an air gap 35 is formed between the adjacent wirings in the predetermined region, and the air gap is not formed between the adjacent wirings in the regions except the predetermined region. COPYRIGHT: (C)2010,JPO&INPIT
    • 要解决的问题:有效地实现容量降低和通孔加工余量的确定。 解决方案:具有多个布线层的该半导体器件具有:具有预定区域的第一布线层26; 位于第一布线层的上层的第二布线层47; 设置在第一布线层和第二布线层之间的层间绝缘膜36; 以及设置在所述层间绝缘膜和所述第一布线层的布线之间的阻挡绝缘膜(29,31),其中,所述预定区域中的所述布线的上部的所述阻挡绝缘膜的厚度比所述阻挡绝缘膜厚 在预定区域以外的区域中布线的上部,在预定区域中的相邻布线之间形成气隙35,并且在除了预定区域之外的区域中的相邻布线之间不形成气隙。 版权所有(C)2010,JPO&INPIT
    • 5. 发明专利
    • Manufacturing method of semiconductor device
    • 半导体器件的制造方法
    • JP2012080133A
    • 2012-04-19
    • JP2012010607
    • 2012-01-23
    • Hitachi Ltd株式会社日立製作所
    • NOGUCHI JUNJIMATSUMOTO TAKASHIOSHIMA TAKAFUMIONOZUKA TOSHIHIKO
    • H01L23/522H01L21/768
    • PROBLEM TO BE SOLVED: To provide a manufacturing method of a semiconductor device capable of reducing capacitance between wiring lines of a semiconductor device, and implementing a countermeasure against misalignment vias.SOLUTION: The manufacturing method of a semiconductor device comprises processes of: forming insulator films 74 in space areas on wiring lines and between wiring lines; removing the insulator films 74 in regions other than the peripheral regions of through holes which expose the top face of wiring lines whose intervals between adjacent wiring lines are narrow while leaving the insulator films 74 in the peripheral regions as reservoirs; and forming insulator films 77 on the wiring lines while leaving gaps in the space areas between the wiring lines where the insulator films 74 are removed.
    • 解决的问题:提供能够减小半导体器件的布线之间的电容的半导体器件的制造方法,并且实现针对不对准过孔的对策。 解决方案:半导体器件的制造方法包括以下处理:在布线和布线之间的空间区域中形成绝缘膜74; 在绝缘膜74之外的区域中除去暴露出布线的顶面之外的区域中的绝缘膜74,其中相邻布线之间的间隔较窄,同时在外围区域中留下绝缘膜74作为储存器; 并且在布线上形成绝缘膜77,同时在除去绝缘膜74的布线之间的空间区留下间隙。 版权所有(C)2012,JPO&INPIT