会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明专利
    • DATA PROCESSOR
    • JPH0443418A
    • 1992-02-13
    • JP15114490
    • 1990-06-08
    • HITACHI LTDHITACHI MICROCUMPUTER ENG
    • IMAI KOJUTSUKAMOTO TAKU
    • G11C11/401G06F1/24G11C11/406
    • PURPOSE:To shorten a development period and to reduce cost by providing a register composed of a flip flop where an initial state which is set by means of a reset signal can be altered by a control signal. CONSTITUTION:The control registers CTR is composed by using a flip flop whose set state and reset state can be switched by the control signal, and the control register CTR is initialized to the different initial state by the reset signal (r) in accordance with the state of a prescribed external terminal RES. In a microcomputer incorporated in a refresh controller, for example, the control register CTR is initialized in such a way that the refresh controller executes a conventional function at a regular operation mode, and the refresh controller is prevented from functioning in a test mode. Thus, the microcomputer incorporating the refresh controller and a microcomputer which does not incorporate it and which has the same architecture can be evaluated by using the same test pattern, and cost can be reduced.
    • 3. 发明专利
    • MICROPROCESSOR
    • JPH0476646A
    • 1992-03-11
    • JP18397790
    • 1990-07-13
    • HITACHI LTDHITACHI MICROCUMPUTER ENG
    • IMAI KOJUTSUKAMOTO TAKU
    • G06F12/04G06F12/00
    • PURPOSE:To obtain a microprocessor which is widely applied like an 8-bit and a 16-bit system by switching the increment number of refreshment addresses corresponding to the width of a data bus. CONSTITUTION:When a control signal (a) is logic '1', a counter output signal C0 is sent from an address terminal A0. The counter output C1 of a 2nd bit is sent from an address terminal A1. Counter outputs from C2 to CN are outputted from address terminals A2 - AN. Thus, the refreshing addresses corresponding to the 8-bit data bus width can be sent out. When the signal (a) is logic '0', the signal C0 is outputted from the terminal A0 irrelevantly to the signal C0. At this time, the output C0 is sent from the address terminal A1. The output C1 of a next bit is sent from the terminal A2. Similarly, the counter outputs from C2 to Cn are outputted from the terminals A3 - AN+1. Thus, the refreshing addresses can be sent out corresponding to the 16-bit data bus width.