会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明专利
    • CODE CONVERTING SYSTEM
    • JPS55117332A
    • 1980-09-09
    • JP2498479
    • 1979-03-02
    • FUJITSU LTDNIPPON TELEGRAPH & TELEPHONE
    • MOCHIDA ARIHIROMURANO KAZUOSOEJIMA TETSUOHAYASHI TATSUKIMANO FUMIO
    • H03M7/50H03K19/177
    • PURPOSE:To convert the linear code into the non-linear code by using the programable logic element array and then securing the constitution of the element array based on the code conversion logic, thus reducing both the circuit scale and the power consumption. CONSTITUTION:Programable logic element array 1 is provided to the code converter circuit which converts linear code bits B1-B11 into non-linear code bits b1-b7, and then input terminals I0-I10 plus output terminals F0-F6 are provided to array 1. Then diodes D1-D7 are connected to the intersections between the line directions lines and the row direction lines of the input in order to secure the logic product in case four inputs A-D are converted into two outputs AXB+BXC and AXD+BX C based on the code conversion logic. At the same time, transistors Q1-Q4 are connected to the intersections between the row direction lines and the line direction lines of the output in order to secure the logic sum. Thus the connection and disconnection can be set for the intersections between the line and row direction lines in accordance with the relation ship between the input and the output. Thus both the circuit scale and the power consumption can be reduced.
    • 2. 发明专利
    • JPH05291836A
    • 1993-11-05
    • JP8743692
    • 1992-04-09
    • FUJITSU LTDNIPPON TELEGRAPH & TELEPHONE
    • HAKOMORI KATSUHIKOMANO FUMIO
    • H03F3/08H04B10/07H04B10/293H04B10/40H04B10/43H04B10/50H04B10/516H04B10/564H04B10/572H04B10/60H04B10/69H04B10/80H04B10/04
    • PURPOSE:To prevent the deterioration in the reception sensitivity even when a laser diode is used for a light receiving element by controlling a DC voltage at other terminal of a light receiving means so that a detected error voltage is zero. CONSTITUTION:The receiver is provided with a light receiving means 21 supplied with a current with a level in response to a level of a reception signal given as an optical signal, a reception signal extract means 22 connecting to one terminal of the light receiving means 21 and extracting the reception signal based on a current flowing to the light receiving means 21, an error voltage detection means 23 detecting an error voltage indicating a difference between a DC voltage at one terminal of the light receiving means 21 and a DC voltage at the other terminal, and a voltage control means 24 controlling the voltage at the other terminal of the light receiving means 21 so as to make the error voltage zero based on the error voltage detected by the error voltage detection means 23. Then, the error voltage detection means 23 detects a difference between DC voltages across the light receiving means 21 and the voltage at the other terminal of the light receiving means 21 is controlled so as to make the error voltage zero based on the detected output.
    • 4. 发明专利
    • COMMUNICATION CHANNEL SETTING METHOD
    • JPH0750875A
    • 1995-02-21
    • JP19358693
    • 1993-08-04
    • NIPPON TELEGRAPH & TELEPHONE
    • MIKI NORIMOTOMANO FUMIOOKADA KENJIKUMOSAKI KIYOMI
    • H04W76/02H04M1/00H04W72/04H04W84/08H04W84/10H04Q7/38H04Q7/28
    • PURPOSE:To realize a secret of a communication of a high level by storing an identification number for designating a slave equipment and communication channel set data designated by a pointer in a down-signal, and allowing a rewriting timing of its data and designation of the identification number to have no relation to each other. CONSTITUTION:A down-signal is provided with an area 1 for designating an identification number of a slave equipment for giving a sending-out permission of a signal for measuring a transmission delay time. Also, its signal is provided with an area 4 for enciphering and designating a pointer for showing an area of communication channel set data allocated to its slave equipment. In the case a communication request from a specific slave equipment is executed, a master equipment measures a transmission delay time and rewrites data from a time difference until a signal for measuring the transmission delay time is received. The specific slave equipment waits for a fact that the identification number goes the ground and reads in the data in a designated position, and starts a communication. Since the pointer is enciphered, and the write timing has no relation to designation of the identification number, its time slot is unknown to other slave equipment.
    • 6. 发明专利
    • OPTICAL TRANSMITTER
    • JPH04269023A
    • 1992-09-25
    • JP5328191
    • 1991-02-25
    • NIPPON TELEGRAPH & TELEPHONE
    • ASAKAWA WATARUMANO FUMIOOKADA KENJIKASHIMA YOSHIO
    • H04B10/00H04B10/07H04B10/272H04B10/293H04B10/564H04B10/572
    • PURPOSE:To eliminate the need for gain adjustment of a received optical signal by sending an optical signal at a prescribed level, obtaining a transmission line attenuation from a reception level on the other hand and adjusting an output to be a prescribed level at a destination. CONSTITUTION:An optical transmission reception circuit 1 applies a drive control signal corresponding to a signal inputted to a drive circuit 11 to a light source 12. The optical signal generated from the light source 12 is sent to an optical transmission reception circuit 3 via an optical fiber 21, received by a light receiving element 33 and outputted via an automatic gain control amplifier 34. A level detection circuit 35 detects this output level and adjusts the gain of the amplifier 34 so that the level is constant and detects the attenuation of the fiber 21 and gives the result to an AGC control circuit. The circuit 36 controls the level of a drive control signal fed to a light source 32 by using the attenuation so that the level received by the light receiving element 13 of the circuit 1 is substantially constant via an optical fiber 22. The output of the element 13 is amplified by the amplifier 16 and the gain adjustment at the receiver side is not required.
    • 8. 发明专利
    • AUTOMATIC EQUALIZER
    • JPS63224407A
    • 1988-09-19
    • JP5806487
    • 1987-03-13
    • NIPPON TELEGRAPH & TELEPHONE
    • MANO FUMIO
    • H03H15/00H04B3/04
    • PURPOSE:To control the weight coefficient of an automatic equalizer in communicating for a partial response code, by supplying the addition outputs of plural unit delay apparatuses and the delay outputs of the above outputs to at least the coefficient control circuit of a first multiplier as first and second inputs. CONSTITUTION:In the coefficient control circuit 16 which generates the weight coefficient a1 of a first tap, not only the output xi-1 of the unit delay apparatus 11 of the first tap, but an input signal x; and the output xi-2 of the unit delay apparatus 11 of a second tap are added at an adder 31, and the weight coefficient a1 is controlled by inputting the addition output of the adder and the output y1 of an output terminal 15 delayed at the unit delay apparatus 32, and correlating them. Thereby, it is possible to perform the control of the weight coefficient. In such a case, since the weight coefficients of other taps have no correlation with a signal, they are controlled with xi-k.yi similarly as in a conventional way.
    • 9. 发明专利
    • DIRECT CURRENT SUPPRESSION MULTIVALUE CODE
    • JPS63189023A
    • 1988-08-04
    • JP2158187
    • 1987-01-31
    • NIPPON TELEGRAPH & TELEPHONE
    • ISHII HIROSHIMANO FUMIO
    • H03M5/20H04L25/49
    • PURPOSE:To reduce a DC component to zero, by varying the level for DC control of a delivery code, and reducing an integration value to zero by sending a DC control level when the integration value of a delivery value is within a certain range. CONSTITUTION:A binary input signal supplied to an input terminal 1 is converted from a serial signal of m-bits on a time base to a parallel signal of m-bits and is converted to a code 7 in which a code of a fixed(2 -1) value and a variable 1 value is binary-expressed by a code conversion circuit 3. Afterwards, it is converted to an analog signal by a D/A conversion circuit 5, then is sent from an output terminal 6. The relative value 8 of a binary-expressed output level is inputted to an integration circuit 4, and the integration value 9 processed at the circuit becomes the input of a code conversion circuit 3. As the effect of such processing, in case the integration value is more than 2 or less than -2 , the integration value goes to zero by sending the DC control level, and the DC components of the signal sent until that time goes to zero.