专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明专利

JP2013073400A Service module generation program, device, and service information management method 审中-公开
标题翻译：服务模块生成程序，设备和服务信息管理方法
公开(公告)号：JP2013073400A
公开(公告)日：2013-04-22
申请号：JP2011211604
申请日：2011-09-27
申请人： Fujitsu Ltd , 富士通株式会社
发明人： TAKAHASHI MASAKI
IPC分类号： G06F9/44 , G06F11/00
摘要： PROBLEM TO BE SOLVED: To provide a technique for managing an interface according to a change in a service module.SOLUTION: On the basis of a first source code stored in a storage unit and a second source code of which version is earlier than the version of first source code, a computer is configured to execute processing of: generating difference information indicating difference between a definition of input/output parameters to be used for an interface function included in the first source code and a definition of input/output parameters to be used for an interface function included in the second source code; and transmitting the generated difference information to an external device.
摘要翻译：要解决的问题：提供一种根据服务模块的改变来管理接口的技术。解决方案：基于存储在存储单元中的第一源代码和其版本早于第一源代码的版本的第二源代码，计算机被配置为执行以下处理：生成指示差异的差异信息在用于包括在第一源代码中的接口功能的输入/输出参数的定义和要用于包括在第二源代码中的接口功能的输入/输出参数的定义之间; 以及将生成的差异信息发送到外部设备。版权所有（C）2013，JPO＆INPIT

2. 发明专利

JPH0264997A SEMICONDUCTOR MEMORY 失效
公开(公告)号：JPH0264997A
公开(公告)日：1990-03-05
申请号：JP21606488
申请日：1988-08-30
申请人： FUJITSU LTD
发明人： MATSUZAKI YASURO , TSUCHIMOTO YUJI , MUTO YOSHIKAZU , TAKAHASHI MASAKI
IPC分类号： G11C17/00 , G11C16/06 , G11C17/14
摘要： PURPOSE:To speed up access time and to reduce power by providing an address change detecting circuit, a variable load circuit to change the magnitude of a load according to a detected signal from the address change detecting circuit, and a bit line selecting circuit to select plural bit lines according to an address signal. CONSTITUTION:When an address is switched, the output voltage of an address change detecting circuit 14 becomes an L level, the load of a variable load circuit 15 becomes small, and a bit line current becomes large. Consequently, when a written cell S1 is switched to an unwritten cell S2, the rise of bit line voltage is speeded up. Thus, the access time can be speeded up. On the other hand, under a stationary state in which the address is never switched, the output voltage of the address change detecting circuit 14 becomes an H level constantly, the load of the variable load circuit 15 becomes large, and the bit line current becomes small. Thus, the power can be reduced.

3. 发明专利

JPH01157568A PROM 失效
公开(公告)号：JPH01157568A
公开(公告)日：1989-06-20
申请号：JP31585387
申请日：1987-12-14
申请人： FUJITSU LTD
发明人： TAKAHASHI MASAKI
IPC分类号： H01L27/102 , H01L21/8229 , H01L27/10
摘要： PURPOSE:To cut the access time by forming two pn-junctions with a primary region of one conductive type semiconductor, a secondary region of opposite conductive type semiconductor and a third region of one conductive type semiconductor in lamination structure and by joining the third region with the opposite conductive type substrate which extends through a buried layer. CONSTITUTION:A buried layer 6a allows a substrate 5 to pass through and extend immediately below the center of a region 3. The extending section 5a connects with the lower central section of the region 3. The peripheral section of the lower side of the region 3 connects with the buried layer 6a thus leading out the region 3 to an electrode 7b. When PROM device in this constitution is used as PROM memory cell S11-Snn, a minority carrier, if storaged in the region 3, is led in the substrate 5 which becomes a majority carrier through the connection with the extending section 5a of the substrate 5, thus reducing the time required for dissipation. In this way, it is possible to shorten the access time.

4. 发明专利

JPS63313396A READ-ONLY MEMORY CIRCUIT 失效
公开(公告)号：JPS63313396A
公开(公告)日：1988-12-21
申请号：JP15074387
申请日：1987-06-17
申请人： FUJITSU LTD
发明人： TAKAHASHI MASAKI
IPC分类号： G11C17/14 , G11C17/00
摘要： PURPOSE:To eliminate a transitional conductive cell caused by the generation of an address skew and to attain a high speed reading having no delay by discharging a precharged bit line by a discharge circuit after a prescribed time. CONSTITUTION:At the time of selecting the cell S11 of a memory cell array 12, since only a bit line 181 is precharged by a multiplex circuit 15, the bit line 181 goes to a high level and the cell S11 is unwritten, a discharge by a NAND circuit DD1 is not executed. After the data of the cell S11 is read, for instance, at the time of shifting to the selection of a next cell S12, the stored charge of the bit line 181 is discharged by a discharge circuit 30 and the potential of the bit line 181 returns to an original one. Similarly, when unwritten cells S12-S1n are sequentially selected, a similarly operation is generated, the bit line of the selected cell is discharged after the prescribed time and reading speed is improved.

5. 发明专利

JPS63153670A MAP DRAWING MANAGEMENT PROCESSING SYSTEM 失效
公开(公告)号：JPS63153670A
公开(公告)日：1988-06-27
申请号：JP30194886
申请日：1986-12-17
申请人： FUJITSU LTD , NIPPON TELEGRAPH & TELEPHONE
发明人： KIYONO HIROMI , TAKAHASHI NOBUYUKI , TAKAHASHI MASAKI
IPC分类号： G09B29/00 , G06F17/30
摘要： PURPOSE:To facilitate access to a required map by providing a map management file and identifying a required drawing file from a designated district name. CONSTITUTION:In giving a district name to a map management processing section 12 to request access via an application processing section 11, a map management processing section 12 accesses the map management file 10 stored in a storage device 3 to recognize the map file 4 constituting a rectangular map and gives a reply to the application section 11. The application processing section 11 requests the access to the access control section 5 by using the noticed file name. The file name of the map drawing of a rectangular area and its constitution are registered to be accessed by the district name are registered in the map management file 10. Thus, it is not required to recognize the file name by designating only the required district name and to access the required map information.

6. 发明专利

JPH01305617A LOGICAL CIRCUIT 失效
公开(公告)号：JPH01305617A
公开(公告)日：1989-12-08
申请号：JP13611888
申请日：1988-06-02
申请人： FUJITSU LTD
发明人： TAKAHASHI MASAKI , MATSUZAKI YASURO , TSUCHIMOTO YUJI , MUTO YOSHIKAZU , NAITO TAKAMITSU
IPC分类号： H03K17/04 , H03K19/094 , H03K19/0944
摘要： PURPOSE:To obtain the driver circuit of a decoder, for which a constant current can always flow to a front step gate, by connecting the gate of a transistor through a diode to a power source voltage and through a resistor to a ground line. CONSTITUTION:A Zener diode DZ and a load resistor R are connected between a gate (control electrode) G of a wring transistor TP, which constitutes the front step gate circuit of the driver circuit in the decoder, and a power source bus PVCE (VCC). These Zener diode DZ and load resistor R are operated as a constant current circuit to the gate voltage of the transistor TP. Thus, even when a power source voltage is different at the time of writing and reading, the front step gate can always absorb the current of a constant value. Then, a pattern area can be prevented from being enlarged on the basis of the current capacity increase processing of a transistor for front step gate or an access time can be prevented from being delayed on the basis of pressure resistance improving processing.

7. 发明专利

JP2015055444A 空調装置有权
标题翻译：冷气机
公开(公告)号：JP2015055444A
公开(公告)日：2015-03-23
申请号：JP2013190362
申请日：2013-09-13
申请人：富士通株式会社 , Fujitsu Ltd , 富士電機株式会社 , Fuji Electric Co Ltd
发明人： MATSUDA TAKEHISA , MINEGISHI AKIRA , KUBO HIDEO , FUKUDA HIROYUKI , SUGIMOTO TOSHIO , TAKAHASHI MASAKI , OGA SHUNSUKE
IPC分类号： F24F11/04 , H05K7/20
CPC分类号： H05K7/20836 , F24F11/30 , F24F11/61 , F24F11/76 , F24F2011/0006 , F24F2011/0042 , F24F2011/0057 , F24F2011/0073 , F24F2110/10 , F24F2110/30 , F24F2110/40 , F24F2120/20 , H05K7/20736
摘要：【課題】還気温度が所定値となるように給気風量を制御することで省エネを図る。【解決手段】ファン12は、還気RAを空調機1内に流入させ、これを冷気生成部11で冷却させて冷気にさせて、この冷気を給気SAとして任意の風量でサーバルーム1のコールド空間に供給する。給気温度Tsaを計測する温度センサ22と還気温度Traを計測する温度センサ21とを設ける。制御装置13は、給気温度Tsaが設定値となるように制御すると共に、還気温度Traが所定値となるようにファン12による上記風量を調整制御する。【選択図】図1
摘要翻译：要解决的问题：通过控制供给的空气的流量来实现节能，使回风温度等于预定值。解决方案：风扇12将回流空气RA流入空调1，该回风空气RA被冷却通过冷空气产生单元11进入冷空气，并将该冷空气以适当的流量供应到服务器室1的冷空间，作为供应空气SA。提供了测量供气温度Tsa的温度传感器22和测量回风温度Tra的温度传感器21。控制器13进行控制，使供气温度Tsa等于设定值，并通过风扇12对流量进行调节控制，使回风温度Tra等于预定值。

8. 发明专利

JP2015048987A 空気調和装置审中-公开
标题翻译：冷气机
公开(公告)号：JP2015048987A
公开(公告)日：2015-03-16
申请号：JP2013181173
申请日：2013-09-02
申请人：富士通株式会社 , Fujitsu Ltd , 富士電機株式会社 , Fuji Electric Co Ltd
发明人： YOSHIDA HIROAKI , ASO NORIYASU , KONDO MASAO , TAKAHASHI MASAKI , OGA SHUNSUKE
IPC分类号： F25B25/02 , F25B1/00 , F25B15/00
CPC分类号： Y02A30/277 , Y02B30/62
摘要：【課題】蒸気圧縮式冷凍サイクルの冷熱を利用して吸着器を冷却する。【解決手段】蒸気圧縮式冷凍サイクル10の圧縮機12の前段に熱交換器86を設けて、配管15内の冷媒と配管84内の冷媒(冷却水等)とを熱交換させて、この冷却水等を冷却する。冷却された冷却水等は、三方弁81、82等による冷媒流路切替によって、そのときに吸着工程の吸着槽に供給される。つまり、熱交換器31Aと熱交換器32Bのどちらかに供給される。【選択図】図1
摘要翻译：要解决的问题：通过利用蒸气压缩式制冷循环的冷能来冷却吸附器。解决方案：在蒸气压缩式制冷循环10的压缩机12的前一级设置热交换器86，以进行热交换在管道15中的制冷剂与管84中的制冷剂（冷却水等）之间，冷却冷却水等。冷却的冷却水等由三通阀81,82等的制冷剂流路的开关供给在吸附过程中，即热交换器31A或热交换器32B中的任一个。

9. 发明专利

JPH02179997A SEMICONDUCTOR MEMORY 失效
公开(公告)号：JPH02179997A
公开(公告)日：1990-07-12
申请号：JP33115988
申请日：1988-12-29
申请人： FUJITSU LTD
发明人： TSUCHIMOTO YUJI , MATSUZAKI YASURO , MUTO YOSHIKAZU , TAKAHASHI MASAKI
IPC分类号： G11C17/00 , G11C16/06 , H03K19/00 , H03K19/08
摘要： PURPOSE:To eliminate the delay of a read speed due to the decrease of a supply voltage by detecting the fluctuation of the supply voltage connected to a bit line, and changing the resistance value of a feeding path connected from a power source to the bit line according to the voltage fluctuation. CONSTITUTION:A circuit (DET) to detect the fluctuation of a supply voltage connected to bit lines (B1 to Bn) and a circuit (PC) to change the resistance value of the feeding path connected from a power source (Vcc) to the bit lines (B1 to Bn) according to the detected voltage fluctuation are provided. When the supply voltage (Vcc) is reduced, by decreasing the resistance value of the feeding path connected from the power source (Vcc) to the bit line (B1 to Bn), the shortage of a charging current for the bit line is compensated, and the voltage increase curve of the bit lines (B1 to Bn) is corrected. Thus the delay of the data read speed can be prevented.

10. 发明专利

JPH01303810A ELECTRON IC CIRCUIT 失效
公开(公告)号：JPH01303810A
公开(公告)日：1989-12-07
申请号：JP13366088
申请日：1988-05-31
申请人： FUJITSU LTD
发明人： MATSUZAKI YASURO , TSUCHIMOTO YUJI , TAKAHASHI MASAKI , MUTO YOSHIKAZU , NAITO TAKAMITSU
IPC分类号： H03K5/00 , H03K19/00 , H03K19/0175
摘要： PURPOSE:To always impress a constant voltage to the power source edge of an input circuit and to prevent the malfunction of an input part due to the fluctuation of a supply voltage even when the supply voltage is higher by inserting a constant voltage circuit between the power source edge and the supply voltage source of the input circuit. CONSTITUTION:In an input circuit 24 to supply an input signal to an electronic circuit main body, a constant voltage circuit 42 is inserted between the power source edge and the supply voltage source of the input circuit 24. Thus, since the constant voltage circuit 24 is arranged between the power source edge and the supply voltage source of the input circuit 24, even when the supply voltage is fluctuated and higher, a constant voltage is always impressed to the input circuit 24. Thus, the malfunction of the input circuit 24 due to the fluctuation of the supply voltage can be prevented.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式