会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明公开
    • Audio amplifier
    • 音频放大器
    • EP0104852A3
    • 1986-07-30
    • EP83305472
    • 1983-09-19
    • Hochstein, Peter A.Shih, Kelvin
    • Hochstein, Peter A.
    • H03F03/30H03F01/30
    • H03F3/3066H03F1/301H03F1/308H03F3/3008H03F3/3022H03F3/3059H03F2200/516H03F2203/30048
    • An amplifier circuit for an audio speaker 12. The circuit includes a conventional operational amplifier 16 connected to a positive voltage supply rail 24 and a negative voltage supply rail 26 through a positive voltage regulator 28 and a negative voltage regulator 30. The circuit is characterized by a P channel MOS-FET 32 having a source 34 connected to the positive rail 24 and a drain 36 connected to the speaker 12 and a gate 38, and an N channel MOS-FET 40 having a source 42 connected to the negative rail 26 and a drain 44 connected to the speaker 12 and a gate 46. A NPN voltage level-shifting and driver stage 48 is responsive to the output 56 of the operational amplifier 16 for establishing a voltage differential between the gate 38 of the P channel MOS-FET 32 and the positive rail 24 to drive the P channel MOS-FET 32 into conduction. A PNP voltage level-shifting and driver stage 50 is responsive to the output 56 of the operational amplifier 16 for establishing a voltage differential between the gate 46 of the N channel MOS-FET 40 and the negative rail 26 to drive the N channel MOS-FET 40 into conduction. The driver stages 48, 50 are connected to ground 52. A positive side feedback circuit 94 interconnects the drain 36 of the P channel MOS-FET 32 and the ground 52 side of the positive driver stage 48, and a negative side feedback circuit 96 interconnects the drain 44 of the N channel MOS-FET 40 and the ground 52 side of the negative driver stage 50. A system feedback circuit 98 interconnects the speaker 12 and the operational amplifier 16 for returning a small portion of the system output voltage to the operational amplifier 16 to cause the system output signal to faithfully track the signal at the audio input to the operational amplifier 16. A PNP auxiliary transistor 68 has its base 72 connected to the source 34 of the P channel MOS-FET 32 and its emitter 70 connected to the positive rail 24 and its collector 76 connected to the system output 12, and an NPN auxiliary transistor 82 has its base 84 connected to the source 42 of the N channel MOS-FET 40 and its emitter 87 connected to the negative rail 24 and its collector 90 connected to the system output 12.
    • 4. 发明公开
    • Zero cancellation in multiloop regulator control scheme
    • 多回路调节器控制方案中的零点消除
    • EP1753127A1
    • 2007-02-14
    • EP06117761.4
    • 2006-07-24
    • Micrel, Inc.
    • Ritter, David W.
    • H03F1/34
    • H03F1/34H03F3/30H03F3/3001H03F3/3008H03F3/45085H03F2200/78
    • Control loops in a voltage regulator can be stabilized using minimal silicon area. A current limit signal, generated by a current limit control loop in the voltage regulator, can be divided to minimize a zero provided in a compensation set associated with a voltage control loop, thereby stabilizing both loops. The compensation set can include a resistor (the zero) and a capacitor (a pole) connected in series between output and input terminals of an amplifier. Dividing the current limit signal can include injecting a first portion of the current limit signal on a first side of the resistor and injecting a second portion of the current limit signal on a second side of the resistor. The ratio of the first and second portions can be based on a gain of the amplifier, thereby minimizing an effect of the resistor.
    • 使用最小的硅面积可以稳定电压调节器中的控制回路。 由电压调节器中的电流限制控制回路产生的电流限制信号可以被分开以最小化在与电压控制回路相关联的补偿组中提供的零,从而稳定两个回路。 补偿装置可以包括串联连接在放大器的输出和输入端之间的电阻器(零点)和电容器(极点)。 划分电流限制信号可以包括在电阻器的第一侧上注入电流限制信号的第一部分,并且在电阻器的第二侧上注入电流限制信号的第二部分。 第一和第二部分的比率可以基于放大器的增益,从而使电阻器的影响最小化。
    • 10. 发明公开
    • Mixed typology output stage
    • Ausgangstufe mit Transistoren von unterschiedlichem Typ。
    • EP0657995A1
    • 1995-06-14
    • EP93830492.0
    • 1993-12-07
    • SGS-THOMSON MICROELECTRONICS S.r.l.
    • Cini, CarloStefani, Fabrizio
    • H03F3/30
    • H03F3/45179H03F3/3008H03F2203/30012H03F2203/30051
    • An output power stage composed of a pair of transistors driven in phase opposition and wherein the pull-up transistor is a PNP bipolar transistor and the push-down transistor is an n-channel FET has an outstandingly improved power handling capability per semiconductor area occupied, coupled with a large output voltage swing, without requiring the use of externally connected discrete boot-strap components. The "hybrid" output stage is fully complementary and the current-driven, bipolar, pull-up transistor may be driven through an auxiliary stage composed of a field effect transistor for substantially eliminating output power requisites of a signal amplification stage.
    • 由相位相对驱动的一对晶体管组成的输出功率级,其中上拉晶体管是PNP双极晶体管,并且下拉式晶体管是n沟道FET,每占用半导体面积的功率处理能力显着提高, 加上大的输出电压摆幅,而不需要使用外部连接的分立的引导部件。 “混合”输出级是完全互补的,并且电流驱动的双极性上拉晶体管可以通过由场效应晶体管组成的辅助级驱动,用于基本上消除信号放大级的输出功率必需品。