会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明公开
    • DOHERTY AMPLIFIER
    • EP4391044A1
    • 2024-06-26
    • EP23214905.4
    • 2023-12-07
    • Sumitomo Electric Device Innovations, Inc.
    • Wong, JamesKawasaki, Kento
    • H01L23/482H01L23/66H03F1/02H01L27/02H01L29/20H01L29/417H01L29/778
    • H03F1/0288H01L23/4824H01L23/66H01L2223/664420130101H01L2223/665520130101H01L27/0207H01L29/41758H01L29/2003H01L29/7786
    • A Doherty amplifier according to the present disclosure includes a substrate, a first transistor provided on the substrate, the first transistor including a plurality of first gate electrodes extending in a first direction, a plurality of first drain electrodes extending in the first direction, a first gate bus bar to which a first signal of two signals obtained by dividing an input signal is input and to which the plurality of first gate electrodes are electrically connected, and a first drain bus bar provided so as to dispose the plurality of first gate electrodes and the plurality of first drain electrodes between the first gate bus bar and the first drain bus bar, the plurality of first drain electrodes being electrically connected to the first drain bus bar, a second transistor provided on the substrate, the transistor including a plurality of second gate electrodes extending in a second direction, a plurality of second drain electrodes extending in the second direction, a second gate bus bar having a first end to which a second signal of the two signals is input, the plurality of second gate electrodes being electrically connected to the second gate bus bar, and a second drain bus bar provided so as to dispose the plurality of second gate electrodes and the plurality of second drain electrodes between the second gate bus bar and the second drain bus bar, the plurality of second drain electrodes being electrically connected to the second drain bus bar, a combining node provided on the substrate and combining the first signal amplified by the first transistor and the second signal amplified by the second transistor, a first line provided on the substrate and connecting the first drain bus bar and the combining node, and a second line provided on the substrate, connecting the second drain bus bar and the combining node, and connected to a second end of the second drain bus bar located diagonally across the second transistor with respect to the first end.