专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明公开

EP2989636A4 MULTI-CORE PROGRAMMING APPARATUS AND METHOD FOR RESTORING DATA ARRAYS FOLLOWING A POWER GATING EVENT 审中-公开
公开(公告)号：EP2989636A4
公开(公告)日：2018-03-14
申请号：EP14891593
申请日：2014-12-12
申请人： VIA ALLIANCE SEMICONDUCTOR CO LTD
发明人： GLENN HENRY G , JAIN DINESH K , GASKINS STEPHAN
IPC分类号： G06F9/44 , G06F15/177 , G11C29/02 , H01L27/02
CPC分类号： G06F12/0893 , G06F1/3275 , G06F8/66 , G06F9/4403 , G06F12/0811 , G06F12/12 , G06F15/177 , G06F2212/222 , G06F2212/283 , G06F2212/601 , G11C7/20 , G11C17/16 , G11C17/18 , G11C2029/4402
摘要： An apparatus includes a fuse array and a plurality of cores. The fuse array is programmed with compressed data. Each of the plurality of cores accesses the fuse array upon power-up/reset to read and decompress the compressed data, and to store decompressed data sets for one or more cache memories within the each of the plurality of cores in a stores that is coupled to the each of the plurality of cores. Each of the plurality of cores has reset logic and sleep logic. The reset logic employs the decompressed data sets to initialize the one or more cache memories upon power-up/reset. The sleep logic determines that power is restored following a power gating event, and subsequently accesses the stores to retrieve and employ the decompressed data sets to initialize the one or more caches following the power gating event.

2. 发明公开

EP2989553A4 PROGRAMMING APPARATUS AND METHOD FOR REPAIRING CACHE ARRAYS IN MULTI-CORE MICROPROCESSOR 有权
公开(公告)号：EP2989553A4
公开(公告)日：2018-03-14
申请号：EP14891596
申请日：2014-12-12
申请人： VIA ALLIANCE SEMICONDUCTOR CO LTD
发明人： HENRY G GLENN , JAIN DINESH K , GASKINS STEPHAN
IPC分类号： G06F9/44 , G06F15/177 , G11C29/02 , H01L27/02
CPC分类号： G06F12/0893 , G06F1/3275 , G06F8/66 , G06F9/4403 , G06F12/0811 , G06F12/12 , G06F15/177 , G06F2212/222 , G06F2212/283 , G06F2212/601 , G11C7/20 , G11C17/16 , G11C17/18 , G11C2029/4402
摘要： An apparatus includes a fuse array and a plurality of cores. The fuse array is programmed with compressed data. Each of the plurality of cores accesses the fuse array upon power-up/reset to read and decompress the compressed data, and to store decompressed data sets for one or more cache memories within the each of the plurality of cores in a stores that is coupled to the each of the plurality of cores. Each of the plurality of cores has reset logic and sleep logic. The reset logic employs the decompressed data sets to initialize the one or more cache memories upon power-up/reset. The sleep logic determines that power is restored following a power gating event, and subsequently accesses the stores to retrieve and employ the decompressed data sets to initialize the one or more caches following the power gating event.

3. 发明公开

EP3098084A4 IMAGE FORMATION DEVICE 有权
标题翻译： BILDERZEUGUNGSVORRICHTUNG
公开(公告)号：EP3098084A4
公开(公告)日：2017-09-27
申请号：EP15739867
申请日：2015-01-19
申请人： KYOCERA DOCUMENT SOLUTIONS INC
发明人： MINAMINO KOJI
IPC分类号： B41J29/38 , G06F3/12 , G06F9/445 , G06F11/00 , H04N1/00
CPC分类号： H04N1/00962 , G06F8/66 , H04N1/00965

4. 发明公开

EP3217280A1 PATCH VERFAHREN, INSBESONDERE BEI METHODEN-AUFRUF 审中-公开
标题翻译：修补程序，特别是方法接收
公开(公告)号：EP3217280A1
公开(公告)日：2017-09-13
申请号：EP17000365.1
申请日：2017-03-07
申请人： Giesecke+Devrient Mobile Security GmbH
发明人： Uminska-Ziesche, Monika , Ettengruber, Franz , Winter, Robert
IPC分类号： G06F9/445
CPC分类号： G06F8/66
摘要： Die Erfindung schafft ein Verfahren zum Einbinden eines Patch in eine aufgerufene Methode mittels zweier bei Methodenaufruf gesetzter und bei Methodenabarbeitung verwendeter Data Watch Points.
摘要翻译：本发明提供了一种在方法调用时通过两套方法集成调用方法中的补丁，并用于方法处理数据观察点的方法。

5. 发明公开

EP3098084A1 IMAGE FORMATION DEVICE 有权
标题翻译：图像形成装置
公开(公告)号：EP3098084A1
公开(公告)日：2016-11-30
申请号：EP15739867.8
申请日：2015-01-19
申请人： Kyocera Document Solutions Inc.
发明人： MINAMINO Koji
IPC分类号： B41J29/38 , G06F3/12 , G06F11/00 , H04N1/00
CPC分类号： H04N1/00962 , G06F8/66 , H04N1/00965
摘要： This image formation device (100) is provided with: a device main unit storage (212) for storing rewrite firmware (520) for an optional device (120), even when the optional device (120) is not attached; an I/F unit (213) for communicating with the optional device (120); and an update unit (210) for transmitting to the optional device (120) the rewrite firmware stored in the device main unit storage (120), and prompting the optional device (120) to execute a rewrite process of optional device firmware (420).
摘要翻译：该图像形成装置（100）具备：即使未安装可选装置（120），也能够对可选装置（120）存储改写用固件（520）的装置主体存储部（212） I / F单元（213），用于与可选设备（120）通信; 和更新单元（210），用于向所述可选设备（120）发送存储在所述设备主单元存储（120）中的所述重写固件，并且提示所述可选设备（120）执行可选设备固件（420）的重写过程，。

6. 发明授权

EP2023241B1 Apparatus and method for fast microcode patch from memory 有权
标题翻译：装置和方法用于从存储的快速微码修补
公开(公告)号：EP2023241B1
公开(公告)日：2016-03-09
申请号：EP07253312.8
申请日：2007-08-21
申请人： VIA Technologies, Inc.
发明人： Henry, G. Glenn , Parks, Terry
IPC分类号： G06F9/26
CPC分类号： G06F9/328 , G06F8/66 , G06F9/268 , G06F9/3017 , G06F9/30181

7. 发明公开

EP2959378A1 PATCHING BOOT CODE OF READ-ONLY MEMORY 审中-公开
标题翻译：船码的PATCH只读存储器
公开(公告)号：EP2959378A1
公开(公告)日：2015-12-30
申请号：EP14708381.0
申请日：2014-02-13
申请人： Marvell World Trade Ltd.
发明人： AKDEMIR, Kahraman, D. , AYTEK, Tolga, Nihat , KARAKOYUNLU, Deniz
IPC分类号： G06F9/445 , G06F9/44
CPC分类号： G06F9/4406 , G06F8/66 , G06F9/4401
摘要： The present disclosure describes apparatuses and techniques for patching boot code of read-only memory (ROM). In some aspects, execution of boot code from a ROM is initiated to start a boot process of a device. Execution of the boot code from the ROM is then interrupted to enable execution of other boot code, such as corrected boot code or additional boot code, from another memory. Once the other boot code is executed, execution of the boot code from the ROM is resumed to continue booting the computing device. By so doing, the corrected boot code or additional boot code can be executed during the boot process effective to patch the boot code stored in the ROM.

8. 发明公开

EP2660713A1 Patch mechanism in embedded controller for memory access 有权
标题翻译：在einer eingebetteten SteuerungfürSpeicherzugriff中的补丁机制
公开(公告)号：EP2660713A1
公开(公告)日：2013-11-06
申请号：EP12290151.5
申请日：2012-05-03
申请人： NXP B.V.
发明人： Laine, Nicolas , Devinoy, Raymond
IPC分类号： G06F9/30 , G06F9/32
CPC分类号： G06F12/0246 , G06F8/66
摘要： Various exemplary embodiments relate to a patch module connected between a data bus and a ROM memory controller. The patch module may include: at least one patch address register configured to store a ROM address; a patch data register corresponding to each patch address register, each patch data register configured for storing an instruction; an address comparator configured to compare an address received on the data bus with an address stored In each patch address register and output a first signal identifying a matching patch address register and a second signal indicating whether there is a matching address; and a first multiplexer configured to select the patch data register corresponding to the matching patch address register and output the contents of the patch data register to the data bus.
摘要翻译：各种示例性实施例涉及连接在数据总线和ROM存储器控制器之间的补丁模块。补丁模块可以包括：配置为存储ROM地址的至少一个补丁地址寄存器; 对应于每个补丁地址寄存器的补丁数据寄存器，每个补丁数据寄存器被配置用于存储指令; 地址比较器，被配置为将数据总线上接收的地址与存储在每个补丁地址寄存器中的地址进行比较，并输出标识匹配补丁地址寄存器的第一信号和指示是否存在匹配地址的第二信号; 以及第一多路复用器，被配置为选择对应于匹配补丁地址寄存器的补丁数据寄存器，并将补丁数据寄存器的内容输出到数据总线。

9. 发明公开

EP2568377A1 Programmpaketinstallation 无效转让
公开(公告)号：EP2568377A1
公开(公告)日：2013-03-13
申请号：EP12006294.8
申请日：2012-09-06
申请人： Giesecke & Devrient GmbH
发明人： Baldischweiler, Michael , Jauernig, Matthias , Stocker, Thomas
IPC分类号： G06F9/44
CPC分类号： G06F8/54 , G06F8/654 , G06F8/66
摘要： Das erfindungsgemäße Installieren eines Programmpakets (200) in einem Sicherheitsmodul (10) spart aufgrund eines Auflösens nicht aufgelöster Referenzen in dem Programmpaket (200) vor dem Installieren des Programmpakets (200) in dem Sicherheitsmodul (10) Ressourcen ein. Das Auflösen der Referenzen wird dabei mittels einer von dem Sicherheitsmodul (10) verschiedenen Datenverarbeitungsvorrichtung (100) durchgeführt. Die Datenverarbeitungsvorrichtung (100) umfasst zumindest einen Speicher und einen Prozessor sowie eine Installationseinrichtung (110), welche eingerichtet ist, nicht aufgelöste Referenzen in dem Programmpaket (200) aufzulösen.
摘要翻译：该方法涉及使用数据处理设备的参考分辨率信息来终止软件包的未解决的引用，例如，个人计算机，在通过安装应用程序（54）和载体的扩展（56）将数据载体（10）安装到数据载体（10）之前。参考分辨率信息是从载波的参数获得的。软件包的安全模块相关版本是通过终止未解析的引用来创建的。软件包的安全模块相关版本由安装应用程序安装在运营商中。还包括以下独立权利要求：（1）数据处理装置（2）安全模块。

10. 发明公开

EP2523105A1 Information processing device comprising a read-only memory and a method for patching the read-only memory 有权转让
标题翻译： Informationsverarbeitungsvorrichtung mit einem Festwertspeicher und Verfahren zum Patchen des Festwertspeichers
公开(公告)号：EP2523105A1
公开(公告)日：2012-11-14
申请号：EP11290219.2
申请日：2011-05-10
申请人： Crocus Technology S.A.
发明人： Naccache, David
IPC分类号： G06F9/445 , G06F9/32
CPC分类号： G06F8/66
摘要： Patching a read-only memory (120), including a program executable by a processor (170) is performed with a MRAM-based CAM device (160) connected to the address bus and comparing in the background the addresses requested by the processor (170) with the elements of a vector of addresses (x i ). The match-in-place operation is done in parallel on all the elements of the vector x i and typically is performed in less than a clock cycle. If a match is found, the CAM device outputs a diversion address (y i ) that's used to retrieve a substitution machine code element from a flash memory (220) that is presented to the processor in lieu of the one addressed in the ROM. This patching scheme is totally transparent, has little overhead, and extreme granularity.
摘要翻译：使用连接到地址总线的基于MRAM的CAM设备（160）来执行包括由处理器（170）可执行的程序的只读存储器（120），并在后台比较由处理器（170）请求的地址）与地址（xi）向量的元素。本就位操作在向量x i的所有元素上并行完成，通常在不到一个时钟周期内执行。如果找到匹配，则CAM设备输出用于从呈现给处理器的闪速存储器（220）中检索替代机器码元素的转移地址（y i），以代替ROM中寻址的那个地址。这种修补方案是完全透明的，开销小，粒度很小。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式