专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明公开

EP0932319A2 Handover in sectorized radiocells 有权
标题翻译： Wekrereungung在sektorisierten Funkzellen
公开(公告)号：EP0932319A2
公开(公告)日：1999-07-28
申请号：EP99101224.6
申请日：1999-01-22
申请人： MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
发明人： Asano, Nobuo
IPC分类号： H04Q7/38
CPC分类号： H04W16/28 , H04W16/24 , H04W36/30
摘要： A base station apparatus measures the statistic of a reported known reference signal with receivable level from another base station, refers to the reported angle difference information and located base station information with respect to the known reference signal of another base station showing the receivable level in a predetermined period, detects a location of the cell with the known reference signal, and when it is determined that the cell is not appropriate for the cell for a handover, outputs an interference degree notification signal to the another base station of that cell. In addition, in the case where it is notified that interference to a certain cell is large by the interference degree notification signal, the notified base station controls to decrease an antenna directivity toward the direction to the certain cell based on the located base station information.
摘要翻译：基站装置利用来自另一个基站的可接收等级的报告的已知参考信号的统计量，参照所报告的角度差信息和相对于另一基站的已知参考信号的位置信息，以预定的周期检测具有已知参考信号的小区的位置，并且当确定该小区不适用于切换的小区时，向该小区的另一个基站输出干扰度通知信号。此外，在通知干扰度通知信号通知特定小区的干扰较大的情况下，所通知的基站基于所定位的基站信息来控制向朝向该小区的方向的天线方向性的降低。

2. 发明公开

EP0590597A2 Arithmetic apparatus 失效
标题翻译： ArithmetischesGerät。
公开(公告)号：EP0590597A2
公开(公告)日：1994-04-06
申请号：EP93115631.9
申请日：1993-09-28
申请人： MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
发明人： Asano, Nobuo , Uesugi, Mitsuru , Ishikawa, Toshihiro , Okamoto, Minoru
IPC分类号： H03M13/00 , G06F7/48 , G06F15/31
CPC分类号： H03M13/6502 , G06F17/10 , H03M13/3961 , H03M13/41 , H03M13/4107 , H03M13/413 , H03M13/4169 , H03M13/6505
摘要： An arithmetic apparatus in which while data read out of a memory (1) is shifted by means of a barrel shifter (3) by a shift bit number designated by data standing for an output signal of an inverter (5), data standing for an output signal of the barrel shifter (3) is inputted to a shift register (4) to thereby perform Viterbi decoding at a high speed.
摘要翻译：一种运算装置，其中，通过由倒档器（5）的输出信号指定的数据指定的移位位数，利用桶形移位器（3）移位存储器（1）的数据，桶形移位器（3）的输出信号被输入到移位寄存器（4），从而以高速执行维特比解码。

3. 发明授权

EP0814572B1 CDMA system mobile communication receiver 失效
标题翻译：适用于CDMA系统移动通信接收机
公开(公告)号：EP0814572B1
公开(公告)日：2004-07-28
申请号：EP97107257.4
申请日：1997-05-02
申请人： MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
发明人： Asano, Nobuo , Osaki, Yoshiharu
IPC分类号： H04B1/707 , H04B7/26 , H04Q7/38
CPC分类号： H04B1/707 , H04B7/0491

4. 发明授权

EP0590597B1 Arithmetic apparatus 失效
标题翻译：运算单元
公开(公告)号：EP0590597B1
公开(公告)日：2002-02-13
申请号：EP93115631.9
申请日：1993-09-28
申请人： MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
发明人： Asano, Nobuo , Uesugi, Mitsuru , Ishikawa, Toshihiro , Okamoto, Minoru
IPC分类号： H03M13/00 , G06F7/48
CPC分类号： H03M13/6502 , G06F17/10 , H03M13/3961 , H03M13/41 , H03M13/4107 , H03M13/413 , H03M13/4169 , H03M13/6505

5. 发明公开

EP0989686A2 CDMA base station apparatus and code assignment method 审中-公开
标题翻译： CDMA基站装置和码分配方法
公开(公告)号：EP0989686A2
公开(公告)日：2000-03-29
申请号：EP99118409.4
申请日：1999-09-16
申请人： Matsushita Electric Industrial Co., Ltd.
发明人： Okubo, Yoshiyuki , Asano, Nobuo , Horikawa, Izumi
IPC分类号： H04B1/707 , H04B7/26 , H04Q7/30
CPC分类号： H04B1/7103 , H04B7/2628
摘要： Code reading section 44 reads code specification information stored in all code list 42 and interference level measuring section 30 measures the interference level of each code, threshold determination section 45 selects the code specification information whose interference level is smaller than a preset threshold and stores it in code candidate list 43 and code determination section 46 determines the code specification information of said station from the selected code specification information pieces. When adding a new base station, this makes it possible to automatically determine said station code, eliminating the need for theoretical design for assigning codes to all base stations.
摘要翻译：代码读取部分44读取存储在所有代码表42中的代码指定信息，并且干扰电平测量部分30测量每个代码的干扰电平，阈值判定部分45选择干扰电平小于预设阈值的代码指定信息并将其存储在代码候选列表43和代码确定部分46从所选择的代码指定信息中确定所述站的代码指定信息。当增加一个新的基站时，这使得有可能自动确定所述基站代码，从而不需要为所有基站分配代码的理论设计。

6. 发明公开

EP0851593A2 Receiving portion of radio communication device 失效
标题翻译： Empfangsteil einesKommunikationsgerätes
公开(公告)号：EP0851593A2
公开(公告)日：1998-07-01
申请号：EP97309449.3
申请日：1997-11-24
申请人： MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
发明人： Asano, Nobuo
IPC分类号： H04B1/16
CPC分类号： H04W52/029 , H03L1/00 , H03L7/00 , H04B2201/70709 , H04W52/0283 , Y02D70/00
摘要： A receiving portion of a radio communication device includes a circuit periodically moving into a sleep mode of operation. The circuit periodically moves out of the sleep mode of operation in response to a re-activation signal. A first clock signal is generated. Clock pulses in the first clock signal are counted. The re-activation signal is generated each time the number of the counted clock pulses in the first clock signal reaches an updatable number. A second clock signal is generated which has a frequency higher than a frequency of the first clock signal. Clock pulses in the second clock signal are counted during every time interval determined by the first clock signal. An error of the frequency of the first clock signal with respect to the frequency of the second clock signal is calculated on the basis of a result of the counting of clock pulses in the second clock signal. The updatable number is set in response to the calculated error of the frequency of the first clock signal.
摘要翻译：无线电通信设备的接收部分包括周期性地进入睡眠操作模式的电路。响应于重启信号，电路周期性地移出睡眠操作模式。产生第一个时钟信号。第一个时钟信号中的时钟脉冲被计数。每当第一时钟信号中计数的时钟脉冲的数量达到可更新数量时，就产生重新激活信号。生成具有高于第一时钟信号的频率的频率的第二时钟信号。在由第一时钟信号确定的每个时间间隔期间，对第二时钟信号中的时钟脉冲进行计数。基于第二时钟信号中的时钟脉冲的计数结果计算第一时钟信号相对于第二时钟信号的频率的频率的误差。响应于计算出的第一时钟信号的频率误差来设定可更新号码。

7. 发明授权

EP0901236B1 PN code generator 有权
标题翻译： PN-Kodegenerator
公开(公告)号：EP0901236B1
公开(公告)日：2007-10-17
申请号：EP98116233.2
申请日：1998-08-27
申请人： MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
发明人： Asano, Nobuo
IPC分类号： H04B1/707 , H03K3/84
CPC分类号： H04J13/0022 , G06F7/584 , H03K3/84 , H04J13/10

8. 发明公开

EP0901236A3 PN code generator 有权
标题翻译： PN Kodegenerator
公开(公告)号：EP0901236A3
公开(公告)日：2002-03-13
申请号：EP98116233.2
申请日：1998-08-27
申请人： MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD
发明人： Asano, Nobuo
IPC分类号： H04B1/707 , H03K3/84
CPC分类号： H04J13/0022 , G06F7/584 , H03K3/84 , H04J13/10
摘要： In a PN code generating apparatus, a code of the predetermined number of stages is generated using primitive polynomial G(x), then the code content of each stage is shifted to the next stage. And a state setting section obtains a code state of the PN code generating section after shifted the specific times from a code state of the PN code generating apparatus at a certain time, based on x i modG(x) as the number of shift times is i.

9. 发明公开

EP0635782A1 Method and system for address access 失效
标题翻译： Verfahren und System zum Addressenzugriff。
公开(公告)号：EP0635782A1
公开(公告)日：1995-01-25
申请号：EP94305259.7
申请日：1994-07-18
申请人： MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
发明人： Saito, Yoshiko , Uesugi, Mitsuru , Asano, Nobuo , Ishikawa, Toshihiro
IPC分类号： G06F7/50 , G06F5/06 , G06F12/02 , G06F9/355
CPC分类号： G06F7/5055 , G06F5/10 , G06F7/505 , G06F9/3552 , G06F12/0223 , G06F2205/106 , G06F2207/382
摘要： Different multi-bit addresses extending from a stating address to an ending address are sequentially assigned to respective memory segments in a designated area of a memory which stores data. A fixed-value register stores fixed-value data representative of a predetermined unit address increment, and outputs the fixed-value data. A multi-bit adder adds output data from an address pointer register and the output fixed-value data from the fixed-value register, and outputs data representative of a result of the addition. The address pointer register stores starting-address data representative of the starting address and outputs the starting-address data to the memory and the adder during an initial stage. The address pointer register stores the output data from the adder and outputs the stored data to the memory and the adder during a stage following the initial stage. The adder includes adding circuit elements corresponding to respective bits. In the adder, propagation of a carry from a given one of the adding circuit elements to a subsequent one of the adding circuit elements is inhibited so that an address represented by the output data from the adder returns from the ending address to the starting address when an address represented by the output data from the address pointer register reaches the ending address.
摘要翻译：从指定地址延伸到结束地址的不同的多位地址被依次分配给存储数据的存储器的指定区域中的相应存储器段。固定值寄存器存储表示预定单位地址增量的固定值数据，并输出固定值数据。多位加法器从地址指针寄存器和固定值寄存器的输出固定值数据中加入输出数据，并输出表示相加结果的数据。地址指针寄存器存储表示起始地址的起始地址数据，并且在初始阶段将起始地址数据输出到存储器和加法器。地址指针寄存器存储来自加法器的输出数据，并且在初始阶段之后的阶段将存储的数据输出到存储器和加法器。加法器包括加上与各个位对应的电路元件。在加法器中，禁止从相加电路元件中的给定一个加法电路元件的进位到后一个加法电路元件的传播，使得来自加法器的输出数据所表示的地址从结束地址返回到起始地址，当由地址指针寄存器的输出数据表示的地址到达结束地址。

10. 发明公开

EP0551646A3 Concatenated block and convolution encoder-decoder 失效
标题翻译：定义块和解码编码器解码器
公开(公告)号：EP0551646A3
公开(公告)日：1993-08-11
申请号：EP92121843.4
申请日：1992-12-23
申请人： MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
发明人： Furushima, Susumu , Asano, Nobuo
IPC分类号： H03M13/00 , H04L1/00
CPC分类号： H04L1/0065 , H03M13/29 , H04L1/0054 , H04L1/0057
摘要： Disclosed is an error correction coding and decoding apparatus carrying out block decoding of coded information data on the basis of a generator polynomial. On the side of a transmitting station (18), each frame of information data is coded into a block coded data by a block encoder (19) by the use of a generator polynomial G(x), and, after adding a tail bit to the coded data, the data is coded by a convolutional encoder (20) into a convolutional coded data and transmitted. On the side of a receiving station (22), the received convolutional coded data is decoded in a Viterbi decoder (24) in a reverse order by means of trace back, and the decoded data is then subjected to block decoding by a block decoder (25) by the use of a reciprocal polynomial G'(x) that is the reciprocity of the generator polynomial G(x) used in the block encoder, thereby minimizing an undesirable processing delay due to the trace back.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式