会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明公开
    • Optical semiconductor detector and process for fabrication thereof
    • Halbleiter-Photodetektor和Verfahren zu seiner Herstellung。
    • EP0030281A2
    • 1981-06-17
    • EP80107022.8
    • 1980-11-14
    • International Business Machines Corporation
    • Chappell, Terry Ivan
    • H01L31/02H01L31/18
    • G02B6/423G02B6/4202H01L31/035281Y02E10/50Y10S359/90
    • An optical semiconductor detector for optical-to-electrical signal conversion can be accomplished through the use of a detector made up of a semiconductor body (2) having a width (W) comparable to the diameter of the signal conveying optical fiber (10), the end of which is aligned with the width face of the semiconductor body, and n- and p- conductivity type regions (6, 7) are provided along the length dimension of the body, the magnitude of the length dimension further defining an optical ath length within the body that is correlated with the light wavelength. Arrays of such structures can be offset ½ structure width and the groove between the sides of the structures may then be employed for optical fiber alignment to an adjacent detector. The detectors can be fabricated out of silicon grown on a preferred crystallographic orientation.
    • 用于光电信号转换的光学半导体检测器可以通过使用由具有与信号传输光纤(10)的直径相当的宽度(W)的半导体本体(2)构成的检测器来实现, 其端部与半导体本体的宽度面对齐,并且沿着主体的长度尺寸设置n型和p型导电类型区域,长度尺寸的大小进一步限定了光学运动 身体内与光波长相关的长度。 这种结构的阵列可以是偏移1/2结构宽度,并且然后可以使用结构的侧面之间的凹槽用于与相邻检测器的光纤对准。 检测器可以由在优选的晶体取向上生长的硅制成。
    • 4. 发明公开
    • Decoder/driver circuit for semiconductor memories
    • 半导体存储器的解码器/驱动器电路
    • EP0330852A3
    • 1991-03-27
    • EP89101781.6
    • 1989-02-02
    • International Business Machines Corporation
    • Chappell, Barbara AlaneChappell, Terry IvanSchuster, Stanley Everett
    • G11C8/00
    • G11C8/10
    • A high performance decoder/driver circuit for a semiconductor memory having A1 to AN (true) and A1 to AN (complement) address lines for receiving A1 to AN address bit signals thereon from internal address buffers. A φPC line is included for receiving a φPC precharge clock signal thereon and a φR line is provided for receiving a φR reset clock signal thereon. The decoder/driver circuit includes an OR decoder means having a plurality of transistor switching devices (1-7) connected to A1 to AN-1 or A1 to AN-1 of the true and complement address lines for the AN to AN-1 address bits for producing a high or low level signal on an OR decoder output node (16) depending on the address bits state. The decoder/driver circuit further includes a selection means (8-11) having a plurality of transistor devices including p-channel devices, having diffusion contacts connected to the output node (17, 18) of the decoder and to AN and AN lines to produce a first selection signal when the OR decoder output node is low and the AN line is high and a second selection signal when the OR decoder output node is low and the AN line is high. A driver circuit is connected to the selection means and is responsive to the first selection signal to provide an output signal on a first memory word line (WLi) and is further responsive to the second selection signal to provide an output signal on a second memory word line (WLi+1).
    • 5. 发明公开
    • Pipelined memory chip
    • Speicherchip mit Pipelinewirkung。
    • EP0303811A1
    • 1989-02-22
    • EP88110694.2
    • 1988-07-05
    • International Business Machines Corporation
    • Chappell, Barbara AlaneChappell, Terry IvanSchuster, Stanley Everett
    • G11C8/00G11C7/00
    • G11C8/12G11C7/1039G11C7/12
    • A semiconductor random access memory chip wherein the cycle time is less than the access time for any combi­nation of read or write sequence. The semiconductor random access memory chip is partitioned into relative­ly small sub-arrays with local decoding (RS, WS) and precharg­ing (BLPC). The memory chip operates in a pipelined manner with more than one access propagating through the chip at any given time and wherein the cycle time is limited by sub-array cycles wherein the cycle time is less than the access time for a memory chip having cycle times greater than access times for accesses through the same sub-array. The memory chip also incorporates dynamic storage techniques for achieving very fast access and precharge times.
    • 半导体随机存取存储器芯片,其中循环时间小于读或写顺序的任何组合的存取时间。 半导体随机存取存储器芯片被局部解码(RS,WS)和预充电(BLPC)分割成相对小的子阵列。 存储器芯片以流水线方式工作,在任何给定的时间内通过芯片传播多于一个的访问,并且其中周期时间受到子阵列周期的限制,其中周期时间小于具有周期时间的存储器芯片的访问时间 大于通过相同子阵列访问的访问时间。 存储器芯片还结合了动态存储技术,以实现非常快速的访问和预充电时间。