会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明公开
    • GROUP-III NITRIDE BASED HIGH ELECTRON MOBILITY TRANSISTOR (HEMT) WITH BARRIER/SPACER LAYER
    • 具有阻挡层/间隔层的基于III族氮化物的高电子迁移率晶体管(HEMT)
    • EP1390983A1
    • 2004-02-25
    • EP02769655.8
    • 2002-04-11
    • Cree, Inc.The Regent of the University of California
    • SMORCHKOVA, Ioulia, P.WALUKIEWICZ, WladyslawCHAVARKAR, PrashantWU, YifengKELLER, StaciaMISHRA, Umesh
    • H01L29/778
    • H01L29/7783H01L29/2003
    • A group III nitride based high electron mobility transistor (HEMT) (10) is disclosed that provides improved high frequency performance. One embodiment of the HEMT (10) comprises a GaN buffer layer (26), with an AlyGa1-yN (y=1 or y 1) layer (28) on the Gan buffer layer (26). An AlxGa1-xN (0≤x≤0.5) barrier layer (30) is on the AlyGa1-yN layer (28), opposite the GaN buffer layer (26), the AlyGa1-yN layer (28) having a higher Al concentration than that of the AlxGa1-xN barrirer layer (30). A preferred AlyGa1-yN layer (28) has y=1 or y≃1 and a preferred AlxGa1-xN barrier layer (30) has 0≤0.5. A 2DEG (38) forms at the interface between the GaN buffer layer (26) and the AlyGa1-yN layer (28). Respective source, drain and gate contacts (32, 34, 36) are formed on the AlxGa1-xN barrier layer (30). The HEMT (10) can also include a substrate (22) adjacent to the buffer layer (26), opposite the AlyGa1-yN layer (28) and a nucleation layer (24) can be included between the GaN buffer layer (26) and the substrate (22).
    • 公开了III族氮化物基高电子迁移率晶体管(HEMT)(10),其提供改进的高频性能。 HEMT(10)的一个实施例包括GaN缓冲层(26),在Gan缓冲层(26)上具有AlyGa1-yN(y = 1或y1)层(28)。 Al x Ga 1-x N(0≤x≤0.5)阻挡层(30)位于与GaN缓冲层(26)相对的Al y Ga 1-y N层(28)上,Al y Ga 1-y N层 AlxGa1-xN分枝层(30)的结构。 优选的AlyGa1-yN层(28)具有y = 1或y≥1,优选的Al x Ga 1-x N势垒层(30)具有0≤0.5。 2DEG(38)在GaN缓冲层(26)与AlyGa1-yN层(28)之间的界面处形成。 在Al x Ga 1-x N势垒层(30)上形成各自的源极,漏极和栅极接触(32,34,36)。 HEMT(10)还可以包括与AlyGa1-yN层(28)相对的与缓冲层(26)相邻的衬底(22),并且成核层(24)可以包括在GaN缓冲层(26)和 衬底(22)。
    • 10. 发明授权
    • Insulating Gate AlGaN/GaN HEMT
    • 绝缘栅AlGaN / GaN HEMT
    • EP1410444B1
    • 2012-08-22
    • EP02792174.1
    • 2002-07-23
    • CREE, INC.
    • PARIKH, PrimitMISHRA, UmeshWU, Yifeng
    • H01L29/778H01L21/335
    • H01L29/7787H01L23/291H01L23/3171H01L29/2003H01L29/432H01L29/518H01L2924/0002H01L2924/00
    • AlGaN/GaN HEMTs are disclosed having a thin AlGaN layer to reduce trapping and also having additional layers to reduce gate leakage and increase the maximum drive current. One HEMT according to the present invention comprises a high resistivity semiconductor layer (20) with a barrier semiconductor layer (18) on it. The barrier layer (18) has a wider bandgap than the high resistivity layer (20) and a 2DEG (22) forms between the layers. Source and drain contacts (13,14) contact the barrier layer (18), with part of the surface of the barrier layer (18) uncovered by the contacts (13,14). An insulating layer (24) is included on the uncovered surface of the barrier layer (18) and a gate contact (16) is included on the insulating layer (24). The insulating layer (24) forms a barrier to gate leakage current and also helps to increase the HEMT's maximum current drive. The invention also includes methods for fabricating HEMTs according to the present invention. In one method, the HEMT and its insulating layer are fabricated using metal-organic chemical vapor deposition (MOCVD). In another method the insulating layer is sputtered onto the top surface of the HEMT in a sputtering chamber.
    • 公开了具有薄AlGaN层的AlGaN / GaN HEMT以减少俘获并且还具有附加层以减少栅极泄漏并增加最大驱动电流。 根据本发明的一个HEMT包括其上具有阻挡半导体层(18)的高电阻率半导体层(20)。 阻挡层(18)具有比高电阻率层(20)更宽的带隙,并且在层之间形成2DEG(22)。 源极和漏极触点(13,14)接触势垒层(18),势垒层(18)的一部分表面未被触点(13,14)覆盖。 在阻挡层(18)的未覆盖表面上包括绝缘层(24),并且在绝缘层(24)上包括栅极触点(16)。 绝缘层(24)形成栅极泄漏电流的屏障,并且还有助于增加HEMT的最大电流驱动。 本发明还包括用于制造根据本发明的HEMT的方法。 在一种方法中,HEMT及其绝缘层使用金属有机化学气相沉积(MOCVD)制造。 在另一种方法中,绝缘层在溅射室中溅射到HEMT的顶面上。