专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20110145304A1 EFFICIENT GARBAGE COLLECTION AND EXCEPTION HANDLING IN A HARDWARE ACCELERATED TRANSACTIONAL MEMORY SYSTEM 有权
标题翻译：硬件加速传输存储系统中的高效收集和异常处理
公开(公告)号：US20110145304A1
公开(公告)日：2011-06-16
申请号：US12638929
申请日：2009-12-15
申请人： Jan Gray , Martin Taillefer , Yosseff Levanoni , Ali-Reza Adl-Tabatabai , Dave Detlefs , Vinod K. Grover , Michael Magruder , Gad Sheaffer
发明人： Jan Gray , Martin Taillefer , Yosseff Levanoni , Ali-Reza Adl-Tabatabai , Dave Detlefs , Vinod K. Grover , Michael Magruder , Gad Sheaffer
IPC分类号： G06F17/00 , G06F12/00 , G06F12/02
CPC分类号： G06F9/466 , G06F9/3004 , G06F9/30087 , G06F9/30185 , G06F9/3834 , G06F9/467 , G06F12/0253 , G06F12/0815 , G06F12/082
摘要： Handling garbage collection and exceptions in hardware assisted transactions. Embodiments are practiced in a computing environment including a hardware assisted transaction system. Embodiments includes acts for writing to a card table outside of a transaction; handling garbage collection compaction occurring when a hardware transaction is active by using a common global variable and instructing one or more agents to write to the common global variable any time an operation is performed which may change an object's virtual address; acts for managing a thread-local allocation context; acts for handling exceptions while in a hardware assisted transaction. A method includes beginning a hardware assisted transaction, raising an exception while in the hardware assisted transaction, including creating an exception object, determining that the transaction should be rolled back, and as a result of determining that the transaction should be rolled back, marshaling the exception object out of the hardware assisted transaction.
摘要翻译：在硬件辅助交易中处理垃圾收集和异常。实施例在包括硬件辅助交易系统的计算环境中实现。实施例包括用于在事务之外写入卡表的动作; 通过使用公共全局变量来处理在硬件事务处于活动状态时发生的垃圾收集压缩，并且在每次执行可能改变对象的虚拟地址的操作时，指示一个或多个代理写入公共全局变量; 用于管理线程本地分配上下文的动作; 在硬件辅助交易中处理异常的行为。一种方法包括开始硬件辅助事务，在硬件辅助事务中引发异常，包括创建异常对象，确定事务应该回滚，并且由于确定事务应该回滚，因此，异常对象出来的硬件辅助事务。

2. 发明授权

US08402218B2 Efficient garbage collection and exception handling in a hardware accelerated transactional memory system 有权
标题翻译：在硬件加速事务内存系统中高效的垃圾回收和异常处理
公开(公告)号：US08402218B2
公开(公告)日：2013-03-19
申请号：US12638929
申请日：2009-12-15
申请人： Jan Gray , Martin Taillefer , Yosseff Levanoni , Ali-Reza Adl-Tabatabai , Dave Detlefs , Vinod K. Grover , Michael Magruder , Gad Sheaffer
发明人： Jan Gray , Martin Taillefer , Yosseff Levanoni , Ali-Reza Adl-Tabatabai , Dave Detlefs , Vinod K. Grover , Michael Magruder , Gad Sheaffer
IPC分类号： G06F12/00 , G06F13/00 , G06F13/28
CPC分类号： G06F9/466 , G06F9/3004 , G06F9/30087 , G06F9/30185 , G06F9/3834 , G06F9/467 , G06F12/0253 , G06F12/0815 , G06F12/082
摘要： Handling garbage collection and exceptions in hardware assisted transactions. Embodiments are practiced in a computing environment including a hardware assisted transaction system. Embodiments includes acts for writing to a card table outside of a transaction; handling garbage collection compaction occurring when a hardware transaction is active by using a common global variable and instructing one or more agents to write to the common global variable any time an operation is performed which may change an object's virtual address; acts for managing a thread-local allocation context; acts for handling exceptions while in a hardware assisted transaction. A method includes beginning a hardware assisted transaction, raising an exception while in the hardware assisted transaction, including creating an exception object, determining that the transaction should be rolled back, and as a result of determining that the transaction should be rolled back, marshaling the exception object out of the hardware assisted transaction.
摘要翻译：在硬件辅助交易中处理垃圾收集和异常。实施例在包括硬件辅助交易系统的计算环境中实现。实施例包括用于在事务之外写入卡表的动作; 通过使用公共全局变量来处理在硬件事务处于活动状态时发生的垃圾收集压缩，并且在每次执行可能改变对象的虚拟地址的操作时，指示一个或多个代理写入公共全局变量; 用于管理线程本地分配上下文的动作; 在硬件辅助交易中处理异常的行为。一种方法包括开始硬件辅助事务，在硬件辅助事务中引发异常，包括创建异常对象，确定事务应该回滚，并且由于确定事务应该回滚，因此，异常对象出来的硬件辅助事务。

3. 发明申请

US20110145802A1 ACCELERATING UNBOUNDED MEMORY TRANSACTIONS USING NESTED CACHE RESIDENT TRANSACTIONS 有权
标题翻译：使用嵌入式高速缓存交易来加速无关紧要的存储交易
公开(公告)号：US20110145802A1
公开(公告)日：2011-06-16
申请号：US12638103
申请日：2009-12-15
申请人： Yosseff Levanoni , Gad Sheaffer , Ali-Reza Adl-Tabatabai
发明人： Yosseff Levanoni , Gad Sheaffer , Ali-Reza Adl-Tabatabai
IPC分类号： G06F9/45 , G06F9/46 , G06F12/00 , G06F12/08
CPC分类号： G06F9/467
摘要： Using cache resident transaction hardware to accelerate a software transactional memory system. The method includes identifying a plurality of atomic operations intended to be performed by a software transactional memory system as transactional operations as part of a software transaction. The method further includes selecting at least a portion of the plurality of atomic operations. The method further includes attempting to perform the portion of the plurality of atomic operations as hardware transactions using cache resident transaction hardware.
摘要翻译：使用缓存驻留交易硬件来加速软件事务内存系统。该方法包括将期望由软件事务存储器系统执行的多个原子操作识别为作为软件事务的一部分的事务操作。该方法还包括选择多个原子操作的至少一部分。该方法还包括尝试使用高速缓存驻留交易硬件来执行多个原子操作的部分作为硬件事务。

4. 发明授权

US08539465B2 Accelerating unbounded memory transactions using nested cache resident transactions 有权
标题翻译：使用嵌套缓存常驻事务来加速无限制的内存事务
公开(公告)号：US08539465B2
公开(公告)日：2013-09-17
申请号：US12638103
申请日：2009-12-15
申请人： Yosseff Levanoni , Gad Sheaffer , Ali-Reza Adl-Tabatabai
发明人： Yosseff Levanoni , Gad Sheaffer , Ali-Reza Adl-Tabatabai
IPC分类号： G06F9/45
CPC分类号： G06F9/467
摘要： Using cache resident transaction hardware to accelerate a software transactional memory system. The method includes identifying a plurality of atomic operations intended to be performed by a software transactional memory system as transactional operations as part of a software transaction. The method further includes selecting at least a portion of the plurality of atomic operations. The method further includes attempting to perform the portion of the plurality of atomic operations as hardware transactions using cache resident transaction hardware.
摘要翻译：使用缓存驻留交易硬件来加速软件事务内存系统。该方法包括将期望由软件事务存储器系统执行的多个原子操作识别为作为软件事务的一部分的事务操作。该方法还包括选择多个原子操作的至少一部分。该方法还包括尝试使用高速缓存驻留交易硬件来执行多个原子操作的部分作为硬件事务。

5. 发明授权

US08370577B2 Metaphysically addressed cache metadata 有权
标题翻译：形而上学的缓存元数据
公开(公告)号：US08370577B2
公开(公告)日：2013-02-05
申请号：US12493165
申请日：2009-06-26
申请人： Gad Sheaffer , David Callahan , Jan Gray , Ali-Reza Adl-Tabatabai , Shlomo Raikin
发明人： Gad Sheaffer , David Callahan , Jan Gray , Ali-Reza Adl-Tabatabai , Shlomo Raikin
IPC分类号： G06F12/00
CPC分类号： G06F17/30997 , G06F12/0802 , G06F12/109
摘要： Storing metadata that is disjoint from corresponding data by storing the metadata to the same address as the corresponding data but in a different address space. A metadata store instruction includes a storage address for the metadata. The storage address is the same address as that for data corresponding to the metadata, but the storage address when used for the metadata is implemented in a metadata address space while the storage address, when used for the corresponding data is implemented in a different data address space. As a result of executing the metadata store instruction, the metadata is stored at the storage address. A metadata load instruction includes the storage address for the metadata. As a result of executing the metadata load instruction, the metadata stored at the address is received. Some embodiments may further implement a metadata clear instruction which clears any entries in the metadata address space.
摘要翻译：通过将元数据存储到与相应数据相同的地址但在不同的地址空间中，存储与相应数据不相关的元数据。元数据存储指令包括元数据的存储地址。存储地址与对应于元数据的数据的地址相同，但是当用于元数据的存储地址被实现在元数据地址空间中，而当用于相应数据的存储地址被实现在不同的数据地址空间。作为执行元数据存储指令的结果，元数据被存储在存储地址处。元数据加载指令包括元数据的存储地址。作为执行元数据加载指令的结果，接收存储在地址处的元数据。一些实施例可以进一步实现清除元数据地址空间中的任何条目的元数据清除指令。

6. 发明申请

US20120179875A1 USING EPHEMERAL STORES FOR FINE-GRAINED CONFLICT DETECTION IN A HARDWARE ACCELERATED STM 有权
标题翻译：在硬件加速STM中使用EPHEMERAL STORES进行细粒度冲突检测
公开(公告)号：US20120179875A1
公开(公告)日：2012-07-12
申请号：US13346987
申请日：2012-01-10
申请人： Bratin Saha , Ali-Reza Adl-Tabatabai , Gad Sheaffer , Quinn Jacobson
发明人： Bratin Saha , Ali-Reza Adl-Tabatabai , Gad Sheaffer , Quinn Jacobson
IPC分类号： G06F12/08 , G06F12/00
CPC分类号： G06F12/14 , G06F8/458 , G06F9/52 , G06F9/522 , G06F12/0802 , G06F12/1483
摘要： A method and apparatus for fine-grained filtering in a hardware accelerated software transactional memory system is herein described. A data object, which may have an arbitrary size, is associated with a filter word. The filter word is in a first default state when no access, such as a read, from the data object has occurred during a pendancy of a transaction. Upon encountering a first access, such as a first read, from the data object, access barrier operations including an ephemeral/private store operation to set the filter word to a second state are performed. Upon a subsequent/redundant access, such as a second read, the access barrier operations are elided to accelerate the subsequent access, based on the filter word being set to the second state to indicate a previous access occurred.
摘要翻译：这里描述了用于硬件加速软件事务存储器系统中的细粒度过滤的方法和装置。可以具有任意大小的数据对象与过滤字相关联。当在事务的挂起期间没有发生来自数据对象的访问（例如读取）时，过滤器字处于第一默认状态。在从数据对象遇到诸如第一次读取的第一次访问时，执行包括将过滤词设置为第二状态的临时/私人存储操作的访问障碍操作。在诸如第二次读取的后续/冗余访问之后，基于滤波器字被设置为第二状态来指示先前访问发生，访问屏障操作被消除以加速后续访问。

7. 发明申请

US20110145516A1 USING BUFFERED STORES OR MONITORING TO FILTER REDUNDANT TRANSACTIONAL ACCESSES AND MECHANISMS FOR MAPPING DATA TO BUFFERED METADATA 有权
标题翻译：使用缓冲存储器或监视过滤冗余交易访问和将数据映射到缓冲元数据的机制
公开(公告)号：US20110145516A1
公开(公告)日：2011-06-16
申请号：US12638098
申请日：2009-12-15
申请人： Ali-Reza Adl-Tabatabai , Gad Sheaffer , Bratin Saha , Jan Gray , David Callahan , Burton Smith , Graefe Goetz
发明人： Ali-Reza Adl-Tabatabai , Gad Sheaffer , Bratin Saha , Jan Gray , David Callahan , Burton Smith , Graefe Goetz
IPC分类号： G06F12/00
CPC分类号： G06F9/522 , G06F8/458 , G06F9/52 , G06F11/3471 , G06F2201/865 , G06F2201/87
摘要： A method and apparatus for accelerating a Software Transactional Memory (STM) system is herein described. A data object and metadata for the data object may each be associated with a filter, such as a hardware monitor or ephemerally held filter information. The filter is in a first, default state when no access, such as a read, from the data object has occurred during a pendancy of a transaction. Upon encountering a first access to the metadata, such as a first read, access barrier operations, such as logging of the metadata; setting a read monitor; or updating ephemeral filter information with an ephemeral/buffered store operation, are performed. Upon a subsequent/redundant access to the metadata, such as a second read, access barrier operations are elided to accelerate the subsequent access based on the filter being set to the second state to indicate a previous access occurred. Additionally, mapping of data objects to ephemeral information may be provided by software, such as through a pointer to the ephemeral information associated with the data object; an offset from a base address of the data object to the ephemeral information included associated with the data object; an index into a segment containing the ephemeral information associated with the data object; mapping the data object to the ephemeral information utilizing address arithmetic; and a hash that maps the data object to ephemeral information.
摘要翻译：这里描述了用于加速软件事务存储器（STM）系统的方法和装置。数据对象和数据对象的元数据可以分别与诸如硬件监视器或者瞬时保持的过滤器信息的过滤器相关联。过滤器处于第一个默认状态，当事务的挂起期间没有发生来自数据对象的访问，例如读取。在遇到元数据的首次访问时，例如第一读取，访问屏障操作，诸如记录元数据; 设置一个读取监视器; 或者用临时/缓冲存储操作来更新临时过滤器信息。在对诸如第二读取的元数据的后续/冗余访问（例如第二读取）时，消除访问屏障操作以基于被设置为第二状态的过滤器来加速后续访问，以指示先前的访问发生。另外，数据对象到短暂信息的映射可以由软件提供，例如通过指向与数据对象相关联的短暂信息的指针; 从数据对象的基地址到包括与数据对象相关联的临时信息的偏移; 指向包含与数据对象相关联的短暂信息的段的索引; 使用地址算术将数据对象映射到临时信息; 以及将数据对象映射到临时信息的散列。

8. 发明申请

US20100332753A1 WAIT LOSS SYNCHRONIZATION 有权
标题翻译：等待丢失同步
公开(公告)号：US20100332753A1
公开(公告)日：2010-12-30
申请号：US12493163
申请日：2009-06-26
申请人： Jan Gray , David Callahan , Burton Jordan Smith , Gad Sheaffer , Ali-Reza Adl-Tabatabai , Bratin Saha
发明人： Jan Gray , David Callahan , Burton Jordan Smith , Gad Sheaffer , Ali-Reza Adl-Tabatabai , Bratin Saha
IPC分类号： G06F12/02 , G06F1/32 , G06F12/08
CPC分类号： G06F12/0831 , G06F1/3225
摘要： Synchronizing threads on loss of memory access monitoring. Using a processor level instruction included as part of an instruction set architecture for a processor, a read, or write monitor to detect writes, or reads or writes respectively from other agents on a first set of one or more memory locations and a read, or write monitor on a second set of one or more different memory locations are set. A processor level instruction is executed, which causes the processor to suspend executing instructions and optionally to enter a low power mode pending loss of a read or write monitor for the first or second set of one or more memory locations. A conflicting access is detected on the first or second set of one or more memory locations or a timeout is detected. As a result, the method includes resuming execution of instructions.
摘要翻译：在内存访问监控丢失时同步线程。使用处理器级指令作为处理器，读取或写入监视器的指令集体系结构的一部分而被包括，以分别从第一组一个或多个存储器位置和读取的或其他存储器位置的其他代理检测写入或读取或写入设置在第二组一个或多个不同存储单元上的写监视器。执行处理器级指令，这使得处理器暂停执行指令，并且可选地进入低功率模式，等待丢失第一或第二组一个或多个存储器位置的读或写监视器。在一个或多个存储器位置的第一或第二组上检测到冲突的访问，或者检测到超时。结果，该方法包括恢复指令的执行。

9. 发明申请

US20100218195A1 Software filtering in a transactional memory system 有权
标题翻译：事务存储系统中的软件过滤
公开(公告)号：US20100218195A1
公开(公告)日：2010-08-26
申请号：US12653471
申请日：2009-12-15
申请人： Ali-Reza Adl-Tabatabai , David Callahan , Jan Gray , Vinod Grover , Bratin Saha , Gad Sheaffer
发明人： Ali-Reza Adl-Tabatabai , David Callahan , Jan Gray , Vinod Grover , Bratin Saha , Gad Sheaffer
IPC分类号： G06F9/46
CPC分类号： G06F9/522 , G06F8/458 , G06F9/467
摘要： A method and apparatus for utilizing hardware mechanisms of a transactional memory system is herein described. Various embodiments relate to software-based filtering of operations from read and write barriers and read isolation barriers during transactional execution. Other embodiments relate to software-implemented read barrier processing to accelerate strong atomicity. Other embodiments are also described and claimed.
摘要翻译：这里描述了一种利用事务存储器系统的硬件机制的方法和装置。各种实施例涉及在事务执行期间从读写障碍和读隔离屏障的基于软件的操作过滤。其他实施例涉及软件实现的读屏障处理以加速强原子性。还描述和要求保护其他实施例。

10. 发明授权

US08812796B2 Private memory regions and coherence optimizations 有权
标题翻译：私人记忆区域和一致性优化
公开(公告)号：US08812796B2
公开(公告)日：2014-08-19
申请号：US12493164
申请日：2009-06-26
申请人： Jan Gray , David Callahan , Burton Jordan Smith , Gad Sheaffer , Ali-Reza Adl-Tabatabai
发明人： Jan Gray , David Callahan , Burton Jordan Smith , Gad Sheaffer , Ali-Reza Adl-Tabatabai
IPC分类号： G06F12/00 , G06F13/00 , G06F13/28 , G06F9/46
CPC分类号： G06F12/0835 , G06F9/467 , G06F12/0811 , G06F12/0831 , G06F2209/521
摘要： Private or shared read-only memory regions. One embodiment may be practiced in a computing environment including a plurality of agents. A method includes acts for declaring one or more memory regions private to a particular agent or shared read only amongst agents by having software utilize processor level instructions to specify to hardware the private or shared read only memory address regions. The method includes an agent executing a processor level instruction to specify one or more memory regions as private to the agent or shared read-only amongst a plurality of agents. As a result of an agent executing a processor level instruction to specify one or more memory regions as private to the agent or shared read-only amongst a plurality of agents, a hardware component monitoring the one or more memory regions for conflicting accesses or prevents conflicting accesses on the one or more memory regions.
摘要翻译：专用或共享只读存储器区域。一个实施例可以在包括多个代理的计算环境中实践。一种方法包括通过使软件利用处理器级指令向硬件指定私有或共享的只读存储器地址区域来将用于声明特定代理私有的一个或多个存储器区域或仅在代理之间共享的操作。该方法包括执行处理器级别指令的代理，以指定对代理私有的一个或多个存储器区域或者在多个代理之间共享只读。作为代理执行处理器级别指令的结果，所述处理器级指令指定一个或多个存储器区域对于所述代理是专用的，或者在多个代理之间共享为只读存储器区域，硬件组件监视所述一个或多个存储器区域以进行冲突访问或防止冲突访问一个或多个存储器区域。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式