会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Multiple scan line sample filtering
    • 多扫描线样本滤波
    • US06914609B2
    • 2005-07-05
    • US10085636
    • 2002-02-28
    • Yan Yan TangWayne Eric BurkPhilip C. Leung
    • Yan Yan TangWayne Eric BurkPhilip C. Leung
    • G09G5/36
    • G09G5/363
    • A system and method for generating pixels for a display device. The system may include a sample buffer for storing a plurality samples in a memory, a sample cache for caching recently accessed samples, and a sample filter unit for filtering one or more samples to generate a pixel. The generated pixels may then be stored in a frame buffer or provided to a display device. The method operates to take advantage of the common samples shared by neighboring pixels in both the x and y directions for reduced sample buffer accesses and improved performance. The method involves reading samples from the memory that correspond to pixels in a plurality of neighboring scan lines, and possibly also to multiple pixels in each of these scan lines. The samples may be stored in a cache memory and then accessed from the cache memory for filtering. The method maximizes use of the common samples shared by neighboring pixels in both the x and y directions.
    • 一种用于生成显示装置的像素的系统和方法。 系统可以包括用于将多个样本存储在存储器中的样本缓冲器,用于缓存最近访问的样本的样本缓存器,以及用于对一个或多个样本进行过滤以生成像素的样本滤波器单元。 所产生的像素然后可以存储在帧缓冲器中或提供给显示设备。 该方法操作以利用x和y方向上的相邻像素共享的公共样本,以减少采样缓冲器访问和改进的性能。 该方法涉及从存储器中读取与多个相邻扫描线中的像素相对应的样本,并且还可能读取这些扫描线中的每一个中的多个像素。 样本可以存储在高速缓冲存储器中,然后从高速缓存存储器进行过滤。 该方法最大限度地利用x和y方向上相邻像素共享的公共样本。
    • 3. 发明授权
    • Sample cache for supersample filtering
    • 超示例过滤示例缓存
    • US06795081B2
    • 2004-09-21
    • US09861479
    • 2001-05-18
    • Michael G. LavellePhilip C. LeungYan Y. Tang
    • Michael G. LavellePhilip C. LeungYan Y. Tang
    • G09G536
    • G06T1/60
    • A system and method capable of super-sampling and performing super-sample convolution are disclosed. In one embodiment, the system may comprise a graphics processor, a frame buffer, a sample cache, and a sample-to-pixel calculation unit. The graphics processor may be configured to generate a plurality of samples. The frame buffer, which is coupled to the graphics processor, may be configured to store the samples in a sample buffer. The samples may be positioned according to a regular grid, a perturbed regular grid, or a stochastic grid. The sample-to-pixel calculation unit is programmable to select a variable number of stored samples from the frame buffer, copy the selected samples to a sample cache, and filter a set of the selected samples into an output pixel. The sample-to-pixel calculation unit retains those samples in the sample cache that will be reused in a subsequent pixel calculation and replaces those samples no longer required with new samples for another filter calculation.
    • 公开了能够超采样和执行超采样卷积的系统和方法。 在一个实施例中,系统可以包括图形处理器,帧缓冲器,采样高速缓存和采样到像素计算单元。 图形处理器可以被配置为生成多个采样。 耦合到图形处理器的帧缓冲器可以被配置为将样本存储在采样缓冲器中。 样本可以根据规则网格,扰动的规则网格或随机网格来定位。 样本到像素计算单元是可编程的,以从帧缓冲器中选择可变数量的存储样本,将所选样本复制到样本高速缓存,并将所选择的样本集合过滤到输出像素中。 样本到像素计算单元将样本缓存中保留的样本保留在随后的像素计算中重新使用,并将不再需要的样本替换为另一个滤波器计算的新采样。
    • 5. 发明授权
    • Frame buffer addressing scheme
    • 帧缓冲器寻址方案
    • US06836272B2
    • 2004-12-28
    • US10096066
    • 2002-03-12
    • Philip C. LeungMichael G. LavelleElena M. Ing
    • Philip C. LeungMichael G. LavelleElena M. Ing
    • G09G5399
    • G09G5/39G09G5/14G09G2360/121G09G2360/126
    • A graphics system includes a frame buffer that includes one or more memory devices and a frame buffer interface coupled to the frame buffer. Each memory device in the frame buffer includes N banks. Each of the N banks includes multiple pages, and each page is configured to store data corresponding to a portion of a screen region. The frame buffer interface is configured to generate address used to store data corresponding to a frame of data in the frame buffer. The frame includes multiple screen regions. The frame buffer interface is configured to generate addresses corresponding to the data and to provide the addresses to the frame buffer. The addresses are generated such that each of the N banks stores data corresponding to a portion of one out of every N screen regions within a horizontal group of screen regions.
    • 图形系统包括帧缓冲器,其包括一个或多个存储器设备和耦合到帧缓冲器的帧缓冲器接口。 帧缓冲器中的每个存储器件包括N个存储体。 每个N个存储体包括多个页面,并且每个页面被配置为存储对应于屏幕区域的一部分的数据。 帧缓冲器接口被配置为生成用于存储对应于帧缓冲器中的数据帧的数据的地址。 该框架包括多个屏幕区域。 帧缓冲器接口被配置为生成与该数据相对应的地址,并且向帧缓冲器提供地址。 生成地址,使得N个存储体中的每一个存储对应于屏幕区域的水平组内的每N个屏幕区域中的一个的一部分的数据。