会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 6. 发明授权
    • Memory element and semiconductor device
    • 存储元件和半导体器件
    • US08604547B2
    • 2013-12-10
    • US11795476
    • 2006-02-07
    • Mikio YukawaTamae TakanoYoshinobu AsamiShunpei YamazakiTakehisa Sato
    • Mikio YukawaTamae TakanoYoshinobu AsamiShunpei YamazakiTakehisa Sato
    • H01L27/12H01L21/70
    • H01L27/112G11C17/146G11C17/16
    • It is an object of the present invention to provide a nonvolatile memory device, in which additional writing is possible other than in manufacturing and forgery and the like due to rewriting can be prevented, and a semiconductor device having the memory device. It is another object of the present invention to provide an inexpensive and nonvolatile memory device with high reliability and a semiconductor device. According to one feature of the present invention, a memory device includes a first conductive layer formed over an insulating surface, a second conductive layer, a first insulating layer interposed between the first conductive layer and the second conductive layer, and a second insulating layer which covers a part of the first conductive layer, wherein the first insulating layer covers an edge portion of the first conductive layer, the insulating surface, and the second insulating layer.
    • 本发明的一个目的是提供一种非易失性存储器件,其中可以除了制造和伪造等以外的其他写入可能被改写,以及具有存储器件的半导体器件。 本发明的另一个目的是提供一种具有高可靠性的廉价且非易失性的存储器件和半导体器件。 根据本发明的一个特征,一种存储器件包括:在绝缘表面上形成的第一导电层,第二导电层,介于第一导电层和第二导电层之间的第一绝缘层;以及第二绝缘层, 覆盖第一导电层的一部分,其中第一绝缘层覆盖第一导电层,绝缘表面和第二绝缘层的边缘部分。
    • 9. 发明授权
    • Semiconductor device and manufacturing method therefor
    • 半导体装置及其制造方法
    • US07326961B2
    • 2008-02-05
    • US11107822
    • 2005-04-18
    • Shunpei YamazakiAtsuo IsobeTamae TakanoHidekazu Miyairi
    • Shunpei YamazakiAtsuo IsobeTamae TakanoHidekazu Miyairi
    • H01L29/72
    • H01L21/02691H01L21/02678H01L21/02683H01L21/2022H01L27/12H01L27/1281
    • To provide devices relating to a manufacturing method for a semiconductor device using a laser crystallization method, which is capable of reducing a cost involved in a design change, preventing a grain boundary from developing in a channel formation region of a TFT, and preventing a remarkable reduction in mobility of the TFT, a decrease in an ON current, and an increase in an OFF current due to the grain boundary and to a semiconductor device formed by using the manufacturing method. In a semiconductor device according to the present invention, among a plurality of TFTs formed on a base film, some TFTs are electrically connected to form logic elements. The plurality of logic elements are used to form a circuit. The base film has a plurality of projective portions having a rectangular or stripe shape. Island-like semiconductor films included in each of the plurality of TFTs are formed between the plurality of projective portions and also, are crystallized by a laser light scanned in a longitudinal direction of the projective portions.
    • 为了提供与使用激光结晶法的半导体器件的制造方法相关的装置,其能够降低设计变化中涉及的成本,防止晶界在TFT的沟道形成区域中发展,并且防止显着 TFT的迁移率的降低,导通电流的降低以及由于晶界引起的关断电流的增加以及通过使用该制造方法形成的半导体器件。 在根据本发明的半导体器件中,在形成在基膜上的多个TFT中,一些TFT电连接形成逻辑元件。 多个逻辑元件用于形成电路。 基膜具有多个具有矩形或条状的突出部分。 包含在多个TFT中的多个TFT中的岛状半导体膜形成在多个投影部之间,并且通过沿着投影部的纵向扫描的激光而结晶化。
    • 10. 发明申请
    • Nonvolatile semiconductor memory device and manufacturing method thereof
    • 非易失性半导体存储器件及其制造方法
    • US20070228420A1
    • 2007-10-04
    • US11727042
    • 2007-03-23
    • Tamae TakanoShunpei Yamazaki
    • Tamae TakanoShunpei Yamazaki
    • H01L27/10
    • H01L27/12H01L21/84H01L27/115H01L27/11521H01L27/11524
    • A nonvolatile semiconductor memory device is provided in such a manner that a semiconductor layer is formed over a substrate, a charge accumulating layer is formed over the semiconductor layer with a first insulating layer interposed therebetween, and a gate electrode is provided over the charge accumulating layer with a second insulating layer interposed therebetween. The semiconductor layer includes a channel formation region provided in a region overlapping with the gate electrode, a first impurity region for forming a source region or drain region, which is provided to be adjacent to the channel formation region, and a second impurity region provided to be adjacent to the channel formation region and the first impurity region. A conductivity type of the first impurity region is different from that of the second impurity region.
    • 以半导体层形成在基板上的方式设置非易失性半导体存储元件,在半导体层上形成电荷累积层,其间插入有第一绝缘层,在电荷累积层之上设置栅电极 其间插入有第二绝缘层。 半导体层包括设置在与栅电极重叠的区域中的沟道形成区域,用于形成与沟道形成区域相邻的源极区域或漏极区域的第一杂质区域和设置成与沟道形成区域相邻的第二杂质区域 与沟道形成区域和第一杂质区域相邻。 第一杂质区的导电类型与第二杂质区不同。