专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US4311988A Programmable A-law and .mu.-law DAC 失效
标题翻译：可编程A律和μ-DAC DAC
公开(公告)号：US4311988A
公开(公告)日：1982-01-19
申请号：US27421
申请日：1979-04-05
申请人： Stephen H. Kelley , Richard W. Ulmer
发明人： Stephen H. Kelley , Richard W. Ulmer
IPC分类号： H03M1/00 , H03K13/02
CPC分类号： H03M1/68
摘要： A companded stacked DAC is provided which can be used in an A-law or .mu.-law conversion merely by selection. The companded DAC is inherently monotonic and can be integrated with field effect transistors. The current sources of the DAC are switched to only one of two buses. The stacked DAC includes a chord DAC and a step DAC. The two buses which the chord DAC is connected to are maintained at approximately equal voltages by the use of a reference amplifier. The companded DAC uses successive approximation when converting.
摘要翻译：提供了一个压电堆叠式DAC，可以仅通过选择在A律或μ-变换中使用。压缩DAC本质上是单调的，可以与场效应晶体管集成。 DAC的电流源仅切换为两条总线中的一条。堆叠DAC包括和弦DAC和步进DAC。弦DAC连接的两条总线通过使用参考放大器保持在大致相等的电压。压缩DAC在转换时使用逐次逼近。

2. 发明授权

US4472647A Circuit for interfacing with both TTL and CMOS voltage levels 失效
标题翻译：用于连接TTL和CMOS电压电平的电路
公开(公告)号：US4472647A
公开(公告)日：1984-09-18
申请号：US409816
申请日：1982-08-20
申请人： Robert N. Allgood , Stephen H. Kelley , Richard W. Ulmer
发明人： Robert N. Allgood , Stephen H. Kelley , Richard W. Ulmer
IPC分类号： H03K19/0175 , H03K19/0185 , H03K19/0944 , H03K19/094 , H03K17/30 , H03K17/693
CPC分类号： H03K19/018585 , H03K19/017518 , H03K19/018521 , H03K19/01855 , H03K19/09448
摘要： A voltage compatible circuit for providing TTL and CMOS level inputs and/or outputs is provided. An input signal level detection portion generates either a CMOS or a TTL mode signal in response to a voltage level selection signal. One or more input buffers and/or output buffers is coupled to the CMOS and TTL mode signals. The input buffers are responsive to input signals within predetermined CMOS voltage levels in response to a voltage level signal having at least a predetermined value determined by the input signal level detection portion and within predetermined TTL voltage levels otherwise. The output buffers provide output signals within predetermined CMOS voltage levels in response to a voltage level signal having at least a predetermined value determined by the input signal level detection portion and within predetermined TTL voltage levels otherwise. A reference voltage portion and a bias generator portion are coupled to the input and output buffers to provide the predetermined voltage levels.
摘要翻译：提供了用于提供TTL和CMOS电平输入和/或输出的电压兼容电路。输入信号电平检测部分响应于电压电平选择信号产生CMOS或TTL模式信号。一个或多个输入缓冲器和/或输出缓冲器耦合到CMOS和TTL模式信号。输入缓冲器响应于具有由输入信号电平检测部分确定的至少预定值的电压电平信号并且在预定的TTL电压电平之内，响应于预定CMOS电压电平内的输入信号。输出缓冲器响应于具有由输入信号电平检测部分确定的至少预定值并且在预定TTL电压电平内的电压电平信号，在预定CMOS电压电平内提供输出信号。参考电压部分和偏置发生器部分耦合到输入和输出缓冲器以提供预定的电压电平。

3. 发明授权

US4370632A Multiple function operational amplifier circuit 失效
标题翻译：多功能运算放大器电路
公开(公告)号：US4370632A
公开(公告)日：1983-01-25
申请号：US261848
申请日：1981-05-08
申请人： Robert N. Allgood , Stephen H. Kelley , Richard W. Ulmer , Henry Wurzburg
发明人： Robert N. Allgood , Stephen H. Kelley , Richard W. Ulmer , Henry Wurzburg
IPC分类号： H03F1/34 , H03F1/30 , H03H19/00 , H03M1/12 , H03H11/12
CPC分类号： H03F1/303 , H03H19/004
摘要： An operational amplifier capable of selectively performing a variety of circuit functions is provided. A single operational amplifier utilizes switched capacitors for sampling and holding an input signal, for establishing a low frequency pole, for applying the sample to an output capacitance to charge the capacitance and for comparing the input signal with a reference. The multi-function circuit provides a large savings in circuit area and permits versatility of circuit applications. One embodiment of the invention is to utilize a companding DAC having a capacitor array which may be used as the output capacitance of the operational amplifier circuit. The DAC provided utilizes an R ladder DAC coupled directly to a C DAC and has a switching structure that is simpler than comparable prior art circuits. The DAC is asynchronous and has programmable A-and Mu-255 law PCM conversion capability. Coupled directly to the C DAC is an operational amplifier receive filter circuit which utilizes the C DAC as an input capacitor thereby eliminating the need for a buffer amplifier and allowing the DAC to be used for both analog to digital and digital to analog conversion.
摘要翻译：提供能够选择性地执行各种电路功能的运算放大器。单个运算放大器利用开关电容器来采样和保持输入信号，用于建立低频极点，用于将采样施加到输出电容以对电容充电并将输入信号与参考值进行比较。多功能电路可大大节省电路面积，从而实现电路应用的多功能化。本发明的一个实施例是利用可以用作运算放大器电路的输出电容的电容器阵列的压扩DAC。提供的DAC使用直接耦合到C DAC的R梯形DAC，并且具有比可比现有技术电路简单的开关结构。 DAC是异步的，具有可编程的A和Mu-255法律PCM转换能力。直接耦合到C DAC是一个运算放大器接收滤波电路，它利用C DAC作为输入电容，从而无需使用缓冲放大器，并允许DAC用于模数转换和数模转换。

4. 发明授权

US4384276A Capacitive DAC to filter interface circuit 失效
标题翻译：电容式DAC对接口电路进行滤波
公开(公告)号：US4384276A
公开(公告)日：1983-05-17
申请号：US261850
申请日：1981-05-08
申请人： Stephen H. Kelley , Richard W. Ulmer
发明人： Stephen H. Kelley , Richard W. Ulmer
IPC分类号： H03H19/00 , H03M1/00 , H03M1/80 , H03K13/02
CPC分类号： H03M1/02 , H03M1/16 , H03M1/74
摘要： An operational amplifier capable of selectively performing a variety of circuit functions is provided. A single operational amplifier utilizes switched capacitors for sampling and holding an input signal, for establishing a low frequency pole, for applying the sample to an output capacitance to charge the capacitance and for comparing the input signal with a reference. The multi-function circuit provides a large savings in circuit area and permits versatility of circuit applications. One embodiment of the invention is to utilize a companding DAC having a capacitor array which may be used as the output capacitance of the operational amplifier circuit. The DAC provided utilizes an R ladder DAC coupled directly to a C DAC and has a switching structure that is simpler than comparable prior art circuits. The DAC is asynchronous and has programmable A- and Mu-255 law PCM conversion capability. Coupled directly to the C DAC is an operational amplifier receive filter circuit which utilizes the C DAC as an input capacitor thereby eliminating the need for a buffer amplifier and allowing the DAC to be used for both analog to digital and digital to analog conversion.
摘要翻译：提供能够选择性地执行各种电路功能的运算放大器。单个运算放大器利用开关电容器来采样和保持输入信号，用于建立低频极点，用于将采样施加到输出电容以对电容充电并将输入信号与参考值进行比较。多功能电路可大大节省电路面积，从而实现电路应用的多功能化。本发明的一个实施例是利用可以用作运算放大器电路的输出电容的电容器阵列的压扩DAC。提供的DAC使用直接耦合到C DAC的R梯形DAC，并且具有比可比现有技术电路简单的开关结构。 DAC是异步的，具有可编程的A和Mu-255法律PCM转换能力。直接耦合到C DAC是一个运算放大器接收滤波电路，它利用C DAC作为输入电容，从而无需使用缓冲放大器，并允许DAC用于模数转换和数模转换。

5. 发明授权

US4355285A Auto-zeroing operational amplifier circuit 失效
标题翻译：自动归零运算放大器电路
公开(公告)号：US4355285A
公开(公告)日：1982-10-19
申请号：US231079
申请日：1981-02-03
申请人： Stephen H. Kelley , Richard W. Ulmer , Roger A. Whatley
发明人： Stephen H. Kelley , Richard W. Ulmer , Roger A. Whatley
IPC分类号： H03F3/34 , H03F1/30 , H03F1/02
CPC分类号： H03F1/303
摘要： A temperature stable bandgap voltage reference source utilizing bipolar transistors biased at different emitter current densities is provided. Switched capacitors are used to input the V.sub.be and the .DELTA.V.sub.be of the transistors (PTC and NTC voltages, respectively,) into an operational amplifier to provide a reference voltage proportional to the sum of the PTC and NTC voltages. Proper selection of the ratio of the switched capacitors renders the reference voltage substantially independent of temperature. In a modified form of the reference, the reference amplifier is implemented by an auto-zeroed operational amplifier which uses switched capacitor techniques and an integrated capacitor to achieve the auto-zeroing function.
摘要翻译：提供了利用以不同发射极电流密度偏置的双极晶体管的温度稳定带隙电压基准源。开关电容用于将晶体管的Vbe和DELTA Vbe（分别为PTC和NTC电压）分别输入到运算放大器中，以提供与PTC和NTC电压之和成比例的参考电压。正确选择开关电容器的比率使得参考电压基本上与温度无关。在参考的修改形式中，参考放大器由使用开关电容器技术的自动归零运算放大器和集成电容器来实现自动归零功能。

6. 发明授权

US4384277A Digital to analog converter 失效
标题翻译：数模转换器
公开(公告)号：US4384277A
公开(公告)日：1983-05-17
申请号：US261852
申请日：1981-05-08
申请人： Robert N. Allgood , Stephen H. Kelley
发明人： Robert N. Allgood , Stephen H. Kelley
IPC分类号： H03H19/00 , H03M1/00 , H03M1/66 , H03K13/02
CPC分类号： H03M1/02 , H03M1/16 , H03M1/74
摘要： An operational amplifier capable of selectively performing a variety of circuit functions is provided. A single operational amplifier utilizes switched capacitors for sampling and holding an input signal, for establishing a low frequency pole, for applying the sample to an output capacitance to charge the capacitance and for comparing the input signal with a reference. The multi-function circuit provides a large savings in circuit area and permits versatility of circuit applications. One embodiment of the invention is to utilize a companding DAC having a capacitor array which may be used as the output capacitance of the operational amplifier circuit. The DAC provided utilizes an R ladder DAC coupled directly to a C DAC and has a switching structure that is simpler than comparable prior art circuits. The DAC is asynchronous and has programmable A-and Mu-255 law PCM conversion capability. Coupled directly to the C DAC is an operational amplifier receive filter circuit which utilizes the C DAC as an input capacitor thereby eliminating the need for a buffer amplifier and allowing the DAC to be used for both analog to digital and digital to analog conversion.
摘要翻译：提供能够选择性地执行各种电路功能的运算放大器。单个运算放大器利用开关电容器来采样和保持输入信号，用于建立低频极点，用于将采样施加到输出电容以对电容充电并将输入信号与参考值进行比较。多功能电路可大大节省电路面积，从而实现电路应用的多功能化。本发明的一个实施例是利用可以用作运算放大器电路的输出电容的电容器阵列的压扩DAC。提供的DAC使用直接耦合到C DAC的R梯形DAC，并且具有比可比现有技术电路简单的开关结构。 DAC是异步的，具有可编程的A和Mu-255法律PCM转换能力。直接耦合到C DAC是一个运算放大器接收滤波电路，它利用C DAC作为输入电容，从而无需使用缓冲放大器，并允许DAC用于模数转换和数模转换。

7. 发明授权

US4689788A Method and apparatus for implementing a cost efficient voice/data communication system with a conventional PBX switch 失效
标题翻译：用于实现具有传统PBX交换机的成本有效的语音/数据通信系统的方法和装置
公开(公告)号：US4689788A
公开(公告)日：1987-08-25
申请号：US795140
申请日：1985-11-04
申请人： Henry Wurzburg , Stephen H. Kelley , Noel M. McCroskey
发明人： Henry Wurzburg , Stephen H. Kelley , Noel M. McCroskey
IPC分类号： H04J3/16 , H04Q11/04 , H04J3/12
CPC分类号： H04Q11/0407 , H04J3/1647
摘要： A method of providing simultaneous voice and data communication for multiple ports in a digital line card of a PBX is provided. In one form, 64 K baud non-blocking voice communication for seven coupled ports and simultaneous 9.6 K baud user data communication for each port may be implemented in a single conventional line card. Voice and data bits are transmitted in frames comprising thirty-two time slots. Data bits from the various user ports are multiplexed into a single eight bit time slot. Voice bits for each port are transmitted in eight bit time slots. In one form, each time frame comprises four time slots for data and twenty-eight time slots for voice.
摘要翻译：提供了一种在集团电话的数字线路卡中为多个端口提供同时语音和数据通信的方法。在一种形式中，可以在单个传统线路卡中实现用于七个耦合端口的64K波特率非阻塞语音通信以及用于每个端口的9.6K波特用户数据通信。语音和数据位以包含三十二个时隙的帧发送。来自各个用户端口的数据位被复用到单个八位时隙中。每个端口的语音位在八位时隙中传输。在一种形式中，每个时间帧包括用于数据的四个时隙和用于语音的二十八个时隙。

8. 发明授权

US4594707A High speed limited distance multiplexed data communications modem using a single twisted pair of conductors 失效
标题翻译：高速有限距离复用数据通信调制解调器使用单根双绞导体
公开(公告)号：US4594707A
公开(公告)日：1986-06-10
申请号：US650945
申请日：1984-09-17
申请人： John W. Merritt , Henry Wurzburg , Stephen H. Kelley
发明人： John W. Merritt , Henry Wurzburg , Stephen H. Kelley
IPC分类号： H04L5/14 , H04J3/00
CPC分类号： H04L5/1492
摘要： A multiplexed data communications modem providing high speed data communication via a single twisted pair of conductors having a distance up to two kilometers between a plurality of data terminals and remote communications equipment is provided. A burst mode ping-pong transmission scheme is utilized. A control portion selectively multiplexes data from each data terminal, and the variation of actual data rate of each data terminal has no effect on channel capacity of the other multiplexed data channels. A plurality of data interface circuits provides an asynchronous/synchronous interface between the multiplexed data terminals and a synchronous transceiver.
摘要翻译：提供了一种复用数据通信调制解调器，其通过在多个数据终端和远程通信设备之间具有距离两公里的距离的单个双绞线对提供高速数据通信。使用突发模式乒乓传输方案。控制部分选择性地复用来自每个数据终端的数据，并且每个数据终端的实际数据速率的变化对其他复用数据信道的信道容量没有影响。多个数据接口电路在复用的数据终端和同步收发器之间提供异步/同步接口。

9. 发明授权

US4300023A Hybrid circuit 失效
标题翻译：混合电路
公开(公告)号：US4300023A
公开(公告)日：1981-11-10
申请号：US66213
申请日：1979-08-13
申请人： Stephen H. Kelley , William J. Lillis
发明人： Stephen H. Kelley , William J. Lillis
IPC分类号： H04B1/58 , H04M19/00
CPC分类号： H04B1/586 , H04M19/005
摘要： A direct coupled transformerless hybrid including a plurality of current mirror circuits for providing signal conversion between a balanced bidirectional transmission path and a pair of unbalanced unidirectional transmission paths. Means are provided for increasing the DC feed resistance in response to loop faults such as grounding of the ring terminal. This is accomplished by sourcing additional current into the ring and tip terminal termination resistors to reduce their equivalent impedance during normal operation.
摘要翻译：一种包括多个电流镜电路的直接耦合无变压器混合器，用于在平衡双向传输路径和一对不平衡单向传输路径之间提供信号转换。提供了用于响应诸如环形端子的接地的环路故障来增加DC馈电电阻的装置。这是通过将额外的电流引入环和尖端终端电阻器来实现的，以在正常操作期间减少其等效阻抗。

10. 发明授权

US4604584A Switched capacitor precision difference amplifier 失效
标题翻译：开关电容精密差分放大器
公开(公告)号：US4604584A
公开(公告)日：1986-08-05
申请号：US743228
申请日：1985-06-10
申请人： Stephen H. Kelley
发明人： Stephen H. Kelley
IPC分类号： H03F1/30 , H03F3/00 , H03F3/45
CPC分类号： H03F1/303 , H03F3/005
摘要： A circuit which can selectively sample and hold two real time input voltages and provide an output voltage indicating the difference value of the input voltages is provided. A switched capacitor structure which provides no parasitic capacitance output error component when the two input voltages are substantially equal is used.
摘要翻译：提供一种能够选择性地采样和保持两个实时输入电压并提供表示输入电压的差值的输出电压的电路。使用当两个输入电压基本上相等时不提供寄生电容输出误差分量的开关电容器结构。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式