会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Method for forming element isolating film of semiconductor device
    • 半导体器件元件隔离膜的形成方法
    • US6027985A
    • 2000-02-22
    • US252675
    • 1999-02-22
    • Se Aug JangTae Sik SongYoung Bog KimByung Jin ChoJong Choul Kim
    • Se Aug JangTae Sik SongYoung Bog KimByung Jin ChoJong Choul Kim
    • H01L21/316H01L21/32H01L21/76H01L21/762
    • H01L21/32H01L21/76205H01L21/7621H01L21/76221
    • A method for forming an element isolating film of a semiconductor device, which is capable of achieving a reduction in topology and a reduction in the occurrence of a bird's beak phenomenon, so that subsequent processes can be easily carried out to fabricate highly integrated semiconductor devices. The method includes the steps of sequentially forming a pad oxide film and a first nitride film over a semiconductor substrate, over-etching the first nitride film and the pad oxide film by use of an element isolating mask, thereby forming a first hole in the semiconductor substrate, cleaning the entire upper surface of the resulting structure by use of an etch solution, forming second-nitride film spacers on side walls of the selectively etched first nitride film, pad oxide film and first hole, forming a second hole in the first hole of the semiconductor substrate by use of the first nitride film and second-nitride film spacers as a mask, thermally oxidizing the surface of the second hole, thereby forming a thermal oxide film, and removing the first nitride film, pad oxide film and second-nitride film spacers, thereby forming an element isolating film.
    • 一种用于形成半导体器件的元件隔离膜的方法,其能够实现拓扑的减小和鸟喙现象的发生的减少,使得可以容易地执行后续处理以制造高度集成的半导体器件。 该方法包括以下步骤:在半导体衬底上顺序地形成衬垫氧化膜和第一氮化物膜,通过使用元件隔离掩模对第一氮化物膜和衬垫氧化膜进行过蚀刻,从而在半导体中形成第一孔 衬底,通过使用蚀刻溶液清洁所得结构的整个上表面,在选择性蚀刻的第一氮化物膜,衬垫氧化物膜和第一孔的侧壁上形成第二氮化物膜间隔物,在第一孔中形成第二孔 通过使用第一氮化物膜和第二氮化物膜间隔物作为掩模,对第二孔的表面进行热氧化,从而形成热氧化膜,并除去第一氮化物膜,衬垫氧化物膜和第二氮化物膜, 氮化物膜间隔物,从而形成元件隔离膜。
    • 5. 发明授权
    • Method for forming field oxide of semiconductor device and the
semiconductor device
    • 用于形成半导体器件的场氧化物的方法和半导体器件
    • US6107144A
    • 2000-08-22
    • US70911
    • 1998-05-04
    • Se Aug JangYoung Bog KimIn Seok YeoJong Choul Kim
    • Se Aug JangYoung Bog KimIn Seok YeoJong Choul Kim
    • H01L21/316H01L21/76H01L21/762H01L21/336
    • H01L21/76202
    • A method for forming a field oxide of a semiconductor device and the semiconductor device. In order to form the field oxide, first, an element isolation mask is constructed on a semiconductor substrate. Then, a nitride spacer is formed at the side wall of the mask. At this time, a nitrogen-containing polymer is produced on the field region. The exposed region of the semiconductor substrate is oxidized at a temperature of 1,050-1,200.degree. C. to grow a recess-oxide while transforming the nitrogen-containing polymer into a nitride. Thereafter, the recess oxide is removed, together with the nitride, to create a trench in which the field oxide is formed through thermal oxidation. Therefore, the method can prevent an FOU phenomenon upon the growth of a field oxide and improve the field oxide thinning effect, thereby bringing a significant improvement to the production yield and the reliability of a semiconductor device.
    • 一种用于形成半导体器件的场氧化物和半导体器件的方法。 为了形成场氧化物,首先,在半导体衬底上构造元件隔离掩模。 然后,在掩模的侧壁上形成氮化物间隔物。 此时,在场区域产生含氮聚合物。 半导体衬底的暴露区域在1050〜1200℃的温度下被氧化,生长凹陷氧化物,同时将含氮聚合物转化为氮化物。 此后,与氮化物一起去除凹陷氧化物,以产生通过热氧化形成场氧化物的沟槽。 因此,该方法可以防止场氧化物生长时的FOU现象,提高场氧化物稀化效果,从而显着提高半导体器件的制造成品率和可靠性。
    • 6. 发明授权
    • Method for forming an isolation region in a semiconductor device and resulting structure using a two step oxidation process
    • 用于在半导体器件中形成隔离区域的方法以及使用两步氧化工艺得到的结构
    • US06420241B2
    • 2002-07-16
    • US09062291
    • 1998-04-17
    • Se Aug JangYoung Bog KimIn Seok YeoJong Choul Kim
    • Se Aug JangYoung Bog KimIn Seok YeoJong Choul Kim
    • H01L2176
    • H01L21/76221
    • A method for forming an element isolation film of a semiconductor device and the semiconductor device. A pad insulator is constructed on a semiconductor substrate. An over-etching process is performed to recess the semiconductor substrate to a predetermined depth while giving a pad insulator pattern. After an insulator spacer is formed at the side wall of the pad insulator pattern, the exposed region of the semiconductor substrate is thermally oxidized to grow an oxide which is, then, removed to form a recess. An element isolation film is formed in the recess by break-through field oxidation and high temperature field oxidation. The element isolation film thus obtained can prevent the field oxide “ungrowth” phenomenon and at the same time mitigate the field oxide thinning effect as well as improve the properties of the gate oxide.
    • 一种用于形成半导体器件的元件隔离膜和半导体器件的方法。 衬垫绝缘体构造在半导体衬底上。 执行过蚀刻处理以将半导体衬底凹入预定深度,同时给出衬垫绝缘体图案。 在衬垫绝缘体图案的侧壁上形成绝缘体间隔物之后,半导体衬底的暴露区域被热氧化以生长氧化物,然后被去除以形成凹部。 元件隔离膜通过穿透场氧化和高温场氧化在凹陷中形成。 由此获得的元件隔离膜可以防止场氧化物“不生长”现象,同时减轻场氧化物稀化效应以及改善栅极氧化物的性质。
    • 8. 发明授权
    • Recessed gate electrode MOS transistor and method for fabricating the same
    • 嵌入式栅电极MOS晶体管及其制造方法
    • US07804129B2
    • 2010-09-28
    • US11157999
    • 2005-06-21
    • Jun Ki KimSoo Hyun KimHyun Chul SohnSe Aug Jang
    • Jun Ki KimSoo Hyun KimHyun Chul SohnSe Aug Jang
    • H01L29/76H01L21/3205
    • H01L29/66795H01L27/10876H01L27/10879H01L29/7853
    • Disclosed are a transistor and a method for fabricating the same capable of increasing a threshold voltage and a driving current of the transistor. The method includes the steps of forming a first etch mask on a silicon substrate, forming a trench by etching the exposed isolation area, forming a first insulation layer in the trench and the first etch mask, forming a second insulation layer on the first insulation layer, removing the second insulation layer and the first insulation layer until the first etch mask is exposed, forming a trench type isolation layer on the isolation area, forming a second etch mask on an entire surface of the silicon substrate, etching the exposed channel area, performing an etching process with respect to a resultant substrate structure, and forming a gate in the recess.
    • 公开了一种晶体管及其制造方法,其能够增加晶体管的阈值电压和驱动电流。 该方法包括以下步骤:在硅衬底上形成第一蚀刻掩模,通过蚀刻暴露的隔离区域形成沟槽,在沟槽中形成第一绝缘层和第一蚀刻掩模,在第一绝缘层上形成第二绝缘层 去除所述第二绝缘层和所述第一绝缘层直到所述第一蚀刻掩模被暴露,在所述隔离区域上形成沟槽型隔离层,在所述硅衬底的整个表面上形成第二蚀刻掩模,蚀刻所述暴露的沟道区域, 对所得基板结构进行蚀刻处理,以及在所述凹部中形成栅极。