会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 6. 发明授权
    • System, apparatus and method to improve analog-to-digital converter output
    • 提高模数转换器输出的系统,装置和方法
    • US09054720B2
    • 2015-06-09
    • US13976329
    • 2012-04-19
    • Nicholas P. CowleyIsaac Ali
    • Nicholas P. CowleyIsaac Ali
    • H03M1/06H03M1/08H03M1/10H03M1/00H03M1/12
    • H03M1/08H03M1/00H03M1/0695H03M1/1028H03M1/12H03M1/1215
    • According to various embodiments, a system, an apparatus and a method are presented that relate to determining and correcting signal imbalances between output samples of an analog-to-digital (A-D) converter array (that may be implemented as part of a wideband ADC). A statistic module and correction module are associated with the A-D converter array. The statistic module is configured to receive digital samples from the plurality of A-D converters, and generate a statistical sample value for each A-D converter using a set of digital samples received therefrom. The correction module is configured to, for at least one of the plurality of A-D converters, determine an offset value by comparing the statistical sample value for the at least one of the plurality of A-D converters with a reference value, and apply the offset value to a digital sample from that at least one A-D converter to generate a corrected digital sample.
    • 根据各种实施例,提出了一种涉及确定和校正模数(AD)转换器阵列(可被实现为宽带ADC的一部分)的输出采样之间的信号不平衡的系统,装置和方法, 。 统计模块和校正模块与A-D转换器阵列相关联。 统计模块被配置为从多个A-D转换器接收数字样本,并且使用从其接收的一组数字样本为每个A-D转换器生成统计采样值。 校正模块被配置为,对于多个AD转换器中的至少一个,通过将多个AD转换器中的至少一个AD转换器的统计采样值与参考值进行比较来确定偏移值,并将偏移值应用于 来自该至少一个AD转换器的数字样本以产生经校正的数字样本。
    • 7. 发明授权
    • Methods and arrangements for high-speed digital-to-analog conversion
    • 高速数模转换的方法和布置
    • US08823568B2
    • 2014-09-02
    • US13631858
    • 2012-09-28
    • Nicholas P. CowleyIsaac Ali
    • Nicholas P. CowleyIsaac Ali
    • H03M1/66
    • H03M1/662
    • Embodiments may comprise logic such as hardware and/or code for high-speed digital-to-analog conversion of signals. Many embodiments comprise a demultiplexer to distribute sets of bits to digital-to-analog converters, the digital-to-analog converters to receive the sets of bits and the operate concurrently to convert the sets of bits from digital representations of signal segments to output analog signal segments, and an interleaver to interleave the analog signal segments from each of digital-to-analog converters in the sequence to generate an analog signal. In many embodiments, the interleaver is adapted to interleave the analog signal segments by latching magnitudes of each of the analog signal segments to an interleaved output near ends of clock cycles to attenuate non-linearities in the magnitudes of each of the analog signal segments when the magnitudes are output.
    • 实施例可以包括诸如用于信号的高速数模转换的硬件和/或代码的逻辑。 许多实施例包括解复用器以将位集合分配给数模转换器,数模转换器用于接收位组并且同时操作以将位组从信号段的数字表示转换为输出模拟 信号段和交织器,以在序列中对来自每个数模转换器的模拟信号段进行交织以产生模拟信号。 在许多实施例中,交织器适于通过将模拟信号段中的每一个的大小锁存到接近于时钟周期端的交错输出来对模拟信号段进行交织,以衰减每个模拟信号段的幅度中的非线性 输出大小。
    • 9. 发明授权
    • System for analog to digital conversion with improved spurious free dynamic range
    • 具有改进的无杂散动态范围的模数转换系统
    • US09325339B2
    • 2016-04-26
    • US13995211
    • 2012-05-01
    • Nicholas P. CowleyIsaac AliWilliam L. Barber
    • Nicholas P. CowleyIsaac AliWilliam L. Barber
    • H03M1/12H03M1/06H03B28/00H03H7/01
    • H03M1/124H03B28/00H03H7/01H03M1/0626H03M1/1215
    • Generally, this disclosure describes an apparatus, systems and methods for analog to digital conversion with improved spurious free dynamic range. The system includes a segmented ADC circuit with a plurality of interleaved ADC segments, the segmented ADC circuit configured to generate a digital signal including a channel with an associated channel frequency; a frequency down-converter circuit coupled to the segmented ADC circuit, the frequency down-converter circuit configured to frequency shift the digital signal by a frequency offset; a spur frequency prediction circuit coupled to the frequency down-converter circuit, the spur frequency prediction circuit configured to predict frequencies of spurs generated by the ADC segments, the prediction based on the number of ADC segments and based on the sampling rate of the digital signal; the spur frequency prediction circuit further configured to generate the frequency offset based on the predicted spur frequencies and based on a frequency band of the channel; and a filter circuit coupled to the frequency down-converter circuit, the filter circuit configured to remove one or more of the spurs from the frequency shifted digital signal to generate a filtered signal.
    • 通常,本公开描述了具有改进的无杂散动态范围的用于模数转换的装置,系统和方法。 该系统包括具有多个交错ADC段的分段ADC电路,分段ADC电路被配置为生成包括具有相关信道频率的信道的数字信号; 所述降频转换器电路被耦合到所述分段ADC电路,所述降频转换器电路被配置为使所述数字信号频率偏移频率偏移; 耦合到所述降频转换器电路的杂散频率预测电路,所述杂散频率预测电路被配置为预测由所述ADC段产生的杂散的频率,所述预测基于所述ADC段的数量,并且基于所述数字信号的采样率 ; 所述杂音频率预测电路还被配置为基于所述预测的杂散频率并且基于所述信道的频带来生成所述频率偏移; 以及耦合到所述降频转换器电路的滤波器电路,所述滤波器电路被配置为从所述频移数字信号中去除所述杂波中的一个或多个以产生经滤波的信号。