专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08736480B1 Successive approximation analog-to-digital conversion architectural arrangement for receivers 有权
标题翻译：用于接收机的连续近似模数转换架构布置
公开(公告)号：US08736480B1
公开(公告)日：2014-05-27
申请号：US13739510
申请日：2013-01-11
申请人： Nicholas P. Cowley , Isaac Ali , Viatcheslav I. Suetinov , Keith Pinson
发明人： Nicholas P. Cowley , Isaac Ali , Viatcheslav I. Suetinov , Keith Pinson
IPC分类号： H03M1/12
CPC分类号： H03M1/0626 , H03M1/466
摘要： An apparatus and method of successive approximation analog-to-digital conversion for receivers comprising that during a sample mode, connecting an array of capacitors to a plurality of sampling switches coupled to a plurality of amplified input signals, and during a conversion mode, connecting in common the array of capacitors to a comparator and isolating the array of capacitors from the plurality of sampling switches. Additionally, filtering is done by the summation of samples at phase offsets.
摘要翻译：一种用于接收机的逐次逼近模数转换的装置和方法，包括在采样模式期间，将电容器阵列连接到耦合到多个放大输入信号的多个采样开关，并且在转换模式期间，连接到将电容器阵列与比较器共用，并将电容器阵列与多个采样开关隔离。另外，通过相位偏移处的样本的求和来进行滤波。

2. 发明授权

US08730074B1 Successive approximation analog-to-digital conversion with gain control for tuners 有权
标题翻译：用于调谐器的增益控制的逐次近似模数转换
公开(公告)号：US08730074B1
公开(公告)日：2014-05-20
申请号：US13740472
申请日：2013-01-14
申请人： Nicholas P. Cowley , Isaac Ali , Viatcheslav I. Suetinov , Keith Pinson
发明人： Nicholas P. Cowley , Isaac Ali , Viatcheslav I. Suetinov , Keith Pinson
IPC分类号： H03M1/00
CPC分类号： H03M1/183
摘要： A method and system for implementing a gain control with fine resolution and minimal additional circuitry. The fine digital gain control may be deployed in conjunction with a coarse switched gain at the front end of a sampling receiver. The fine digital gain control mechanism is configured to receive an input signal and moderate gains applied to the received input signal. The output of a low noise amplifier (LNA) is connected to a switched attenuator which provides fine gain stepped gain control. The output of this stage is connected to the switch stage whose output is connected to a charge redistribution successive approximation register digital-to-analog converter (SAR ADC) configured to convert an analog waveform into a digital representation.
摘要翻译：一种用于实现具有精细分辨率和最小额外电路的增益控制的方法和系统。精细的数字增益控制可以结合在采样接收器的前端处的粗略的开关增益来部署。精细数字增益控制机构被配置为接收输入信号并且适中的增益被施加到所接收的输入信号。低噪声放大器（LNA）的输出连接到提供精细增益阶梯增益控制的开关衰减器。该级的输出连接到开关级，其输出端连接到配置为将模拟波形转换为数字表示的电荷再分配逐次逼近寄存器数模转换器（SAR ADC）。

3. 发明授权

US08754800B2 Methods and arrangements for high-speed analog-to-digital conversion 有权
标题翻译：高速模数转换的方法和布置
公开(公告)号：US08754800B2
公开(公告)日：2014-06-17
申请号：US13631949
申请日：2012-09-29
申请人： Nicholas P. Cowley , Isaac Ali , Keith Pinson , Viatcheslav I. Suetinov
发明人： Nicholas P. Cowley , Isaac Ali , Keith Pinson , Viatcheslav I. Suetinov
IPC分类号： H03M1/12
CPC分类号： H03M1/12 , H03M1/183 , H03M1/38 , H03M1/70 , H04N5/243
摘要： Logic such as hardware and/or code for high-speed analog-to-digital conversion of a signal. Logic may receive an analog signal as an input to a sampling receiver. The sampling receiver may implement a successive approximation register (SAR), analog-to-digital converter (ADC) to produce the digital output. Logic may re-task a comparator of the SAR ADC during a sampling mode to generate a digital comparator output that represents a comparison of a voltage of the charge on a capacitance of the DAC against a threshold reference voltage. The digital comparator output may be applied to the input of automatic gain control (AGC) logic. The AGC logic may receive the digital comparator signal which is representative of one sample of a multiple sample, sample cycle, allowing the AGC logic to generate a gain control signal that is responsive to both total composite average and peak amplitudes.
摘要翻译：诸如用于信号的高速模数转换的硬件和/或代码的逻辑。逻辑可以接收模拟信号作为采样接收机的输入。采样接收器可以实现逐次逼近寄存器（SAR），模拟 - 数字转换器（ADC）以产生数字输出。逻辑可以在采样模式下重新选择SAR ADC的比较器，以产生数字比较器输出，该数字比较器输出表示DAC电容上的电荷电压与阈值参考电压的比较。数字比较器输出可以应用于自动增益控制（AGC）逻辑的输入。 AGC逻辑可以接收数字比较器信号，该数字比较器信号代表多个样本，采样周期的一个样本，允许AGC逻辑产生响应于总复合平均值和峰值幅度的增益控制信号。

4. 发明申请

US20140091960A1 METHODS AND ARRANGEMENTS FOR HIGH-SPEED ANALOG-TO-DIGITAL CONVERSION 有权
标题翻译：高速模拟数字转换的方法和安排
公开(公告)号：US20140091960A1
公开(公告)日：2014-04-03
申请号：US13631949
申请日：2012-09-29
申请人： Nicholas P. Cowley , Isaac Ali , Keith Pinson , Viatcheslav I. Suetinov
发明人： Nicholas P. Cowley , Isaac Ali , Keith Pinson , Viatcheslav I. Suetinov
IPC分类号： H03M1/18
CPC分类号： H03M1/12 , H03M1/183 , H03M1/38 , H03M1/70 , H04N5/243
摘要： Logic such as hardware and/or code for high-speed analog-to-digital conversion of a signal. Logic may receive an analog signal as an input to a sampling receiver. The sampling receiver may implement a successive approximation register (SAR), analog-to-digital converter (ADC) to produce the digital output. Logic may re-task a comparator of the SAR ADC during a sampling mode to generate a digital comparator output that represents a comparison of a voltage of the charge on a capacitance of the DAC against a threshold reference voltage. The digital comparator output may be applied to the input of automatic gain control (AGC) logic. The AGC logic may receive the digital comparator signal which is representative of one sample of a multiple sample, sample cycle, allowing the AGC logic to generate a gain control signal that is responsive to both total composite average and peak amplitudes.
摘要翻译：诸如用于信号的高速模数转换的硬件和/或代码的逻辑。逻辑可以接收模拟信号作为采样接收机的输入。采样接收器可以实现逐次逼近寄存器（SAR），模拟 - 数字转换器（ADC）以产生数字输出。逻辑可以在采样模式下重新选择SAR ADC的比较器，以产生数字比较器输出，该数字比较器输出表示DAC电容上的电荷电压与阈值参考电压的比较。数字比较器输出可以应用于自动增益控制（AGC）逻辑的输入。 AGC逻辑可以接收数字比较器信号，该数字比较器信号代表多个样本，采样周期的一个样本，允许AGC逻辑产生响应于总复合平均值和峰值幅度的增益控制信号。

5. 发明申请

US20140266439A1 METHODS AND SYSTEMS TO PROVIDE LOW NOISE AMPLIFICATION 有权
标题翻译：提供低噪声放大的方法和系统
公开(公告)号：US20140266439A1
公开(公告)日：2014-09-18
申请号：US13800811
申请日：2013-03-13
申请人： Viatcheslav I. Suetinov , Keith Pinson , Nicholas P. Cowley
发明人： Viatcheslav I. Suetinov , Keith Pinson , Nicholas P. Cowley
IPC分类号： H03G3/00
CPC分类号： H03F3/45237 , H03F3/189
摘要： An amplifier, including a voltage-to-current converter (V2I) to control an output current based on an input voltage, resistive degeneration circuitry to reduce baseband gain of the voltage-to-current converter, capacitive degeneration circuitry to increase passband gain of the voltage-to-current converter, and impedance control circuitry to compensate for negative input impedance of the capacitive degeneration circuitry. The V2I may include series-connected complimentary V2Is. The impedance control circuitry may include resistive negative feedback to provide a real part of input impedance, which may increase a frequency range for which the amplifier is linear. Capacitive degeneration and associated phase compensation may increase a frequency range for which the resistive feedback is negative. The amplifier may be configured as a single-input/single-output system and/or as a differential system.
摘要翻译：放大器，包括基于输入电压控制输出电流的电压 - 电流转换器（V2I），用于降低电压 - 电流转换器的基带增益的电阻退化电路，用于增加电压 - 电流转换器的通带增益电压 - 电流转换器和阻抗控制电路，以补偿电容性退化电路的负输入阻抗。 V2I可能包括串联互补的V2I。阻抗控制电路可以包括电阻性负反馈以提供输入阻抗的实部，其可以增加放大器为线性的频率范围。电容退化和相关的相位补偿可能会增加电阻反馈为负的频率范围。放大器可以被配置为单输入/单输出系统和/或差分系统。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式