会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明授权
    • Method and apparatus for run length limited TMDS-like encoding of data
    • 运行长度限制的方法和装置TMDS类似的数据编码
    • US06897793B1
    • 2005-05-24
    • US10835301
    • 2004-04-29
    • Gyudong KimHoon ChoiMin-Kyu KimDaeyun Shim
    • Gyudong KimHoon ChoiMin-Kyu KimDaeyun Shim
    • H03M5/14H03M7/00
    • H03M5/145
    • A serial data transmission system in which a transmitter encodes data in accordance with a TMDS-like encoding algorithm and transmits the TMDS-like encoded data over a serial link to a receiver. The encoded data are transmitted as a run length limited (“RLL”) code word sequence, including transition-minimized code words. In some embodiments, the RLL code word sequence includes only Min words, including both DC balancing Min words and DC unbalancing Min words. In other embodiments, the RLL code word sequence includes both transition-maximized code words and transition-minimized code words. Other aspects of the invention are circuitry and methods for TMDS-like encoding of data for transmission as an RLL code word sequence.
    • 一种串行数据传输系统,其中发射机根据TMDS编码算法对数据进行编码,并通过串行链路将TMDS类编码数据发送到接收机。 编码数据作为游程长度限制(“RLL”)码字序列发送,包括转换最小化码字。 在一些实施例中,RLL码字序列仅包括最小字,包括直流平衡最小字和直流不平衡最小字。 在其他实施例中,RLL码字序列包括转换最大化码字和转换最小码字。 本发明的其他方面是用于作为RLL码字序列传输的数据的TMDS类编码的电路和方法。
    • 6. 发明授权
    • Reduced dead-cycle, adaptive phase tracking method and apparatus
    • 减少死循环,自适应相位跟踪方法和装置
    • US07236553B1
    • 2007-06-26
    • US10763905
    • 2004-01-23
    • Hoon ChoiGyudong KimDaeyun ShimBruce KimSeung Ho Hwang
    • Hoon ChoiGyudong KimDaeyun ShimBruce KimSeung Ho Hwang
    • H04L7/00
    • H04L7/0337H04L7/0008
    • A data sampling method and circuit employing an oversampling clock to oversample a data signal, a phase tracker for use with or in a data sampling circuit, and a method for identifying a sequence of best sampling positions for sampling a data signal from signal samples generated using an oversampling clock. In some embodiments, data indicative of the phase of at least one of the oversampling clock's sampling positions relative to the center of the data eye are low-pass filtered in a manner determined by the data signal's bit rate. In other embodiments, the number of dead cycles of the phase tracker decision loop is reduced by generating possible solutions in parallel and moving the feedback point so as to occur as late as practical, or the phase tracker ignores a sample set when updating its determination of the best sampling position when the sample set indicates that the data signal has less than a predetermined number of transitions during a corresponding tracking period.
    • 使用过采样时钟对数据信号进行过采样的数据采样方法和电路,与数据采样电路一起使用或在数据采样电路中使用的相位跟踪器,以及用于识别最佳采样位置序列的方法,用于从使用 过采样时钟。 在一些实施例中,指示相对于数据眼睛的中心的过采样时钟的采样位置中的至少一个的相位的数据以由数据信号的比特率确定的方式进行低通滤波。 在其他实施例中,相位跟踪器判定循环的死循环的数量通过并行产生可能的解并且将反馈点移动以便尽可能晚地发生而减少,或者当更新其样本集的确定时,相位跟踪器忽略样本集 当样本集合表示在对应的跟踪周期期间数据信号具有小于预定数量的转换时的最佳采样位置。
    • 9. 发明申请
    • CURRENT MODE CIRCUITRY TO MODULATE A COMMON MODE VOLTAGE
    • 电流模式电路来调制共模电压
    • US20090323830A1
    • 2009-12-31
    • US12555300
    • 2009-09-08
    • Daeyun ShimMin-Kyu KimGyudong KimKeewook JungSeung Ho Hwang
    • Daeyun ShimMin-Kyu KimGyudong KimKeewook JungSeung Ho Hwang
    • H04B3/00H03K19/094H03K19/0175
    • H04L5/20
    • In some embodiments, a chip includes transmitters to transmit differential signals on conductors; and current mode circuitry to selectively modulate a common mode voltage of the differential signals to communicate data. In other embodiments, a system includes a first chip to transmit first and second differential signals on conductors, and a second chip. The second chip includes receivers to receive the first and second differential signals from the conductors and provide received signals representative thereof, and current mode circuitry to selectively modulate a common mode voltage of either the first or second differential signals to communicate data and wherein the first chip includes common mode detection circuitry to detect changes in the common mode voltage. Other embodiments are described and claimed.
    • 在一些实施例中,芯片包括在导体上传输差分信号的发射器; 以及电流模式电路,用于选择性地调制差分信号的共模电压以传送数据。 在其他实施例中,系统包括用于在导体上传输第一和第二差分信号的第一芯片和第二芯片。 第二芯片包括接收器,用于从导体接收第一和第二差分信号并提供表示其的接收信号;以及电流模式电路,用于选择性地调制第一或第二差分信号的共模电压以传送数据,并且其中第一芯片 包括用于检测共模电压变化的共模检测电路。 描述和要求保护其他实施例。