专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08758077B2 Fighter robot system 失效
标题翻译：战斗机器人系统
公开(公告)号：US08758077B2
公开(公告)日：2014-06-24
申请号：US12795100
申请日：2010-06-07
申请人： Hong-Min Jang , Seong-Hoon Lee
发明人： Hong-Min Jang , Seong-Hoon Lee
IPC分类号： A63H13/06 , A63H29/22
CPC分类号： A63H13/06
摘要： A fighter robot system that supplies power to two fighter robots, which have a match against each other, through respective power lines and prevents the power lines from becoming entangled even when the robots are moving. The fighter robot system includes two fighter robots, a power supply providing power to the fighter robots, and a rotary member located above or below the fighter robots, the rotary member having a predetermined length and rotatable around a central axis formed at a predetermined portion. The power supply provides the power to the fighter robots through power lines. Each power line starts from the power supply, extends from the central axis to either end of the rotary member in the lengthwise direction, and is connected at that end to each fighter robot. The rotary member rotates around the central axis following the movement of the fighter robots.
摘要翻译：一种战斗机器人系统，通过各自的电源线向两个相互匹配的战斗机器人供电，即使在机器人移动时也能防止电力线缠结。战斗机器人系统包括两个战斗机器人，为战斗机器人提供动力的电源，以及位于战斗机器人上方或下方的旋转构件，旋转构件具有预定长度并可围绕形成在预定部分的中心轴线旋转。电源通过电源线为战斗机器人提供动力。每个电源线从电源开始，从长轴方向的中心轴线延伸到旋转部件的任一端，并且在该端部连接到每个战斗机器人。随着战斗机器人的移动，旋转构件围绕中心轴线旋转。

2. 发明申请

US20120210546A1 FASTENER AND DISASSEMBLING APPARATUS FOR THE SAME 审中-公开
标题翻译：紧固件和拆卸装置
公开(公告)号：US20120210546A1
公开(公告)日：2012-08-23
申请号：US13169145
申请日：2011-06-27
申请人： Hong-Min JANG , Seong-Hoon Lee
发明人： Hong-Min JANG , Seong-Hoon Lee
IPC分类号： F16B1/00 , B23P19/00
CPC分类号： A63H33/101 , F16B21/086 , Y10T24/45529 , Y10T29/53
摘要： The present invention relates to a fastener and a disassembling apparatus for the same. The fastener (10) of the present invention has a cylindrical hollow body (12) which configures a framework. A through hole (14) is penetrated through an inside of the hollow body (12) in a longitudinal direction thereof. A plurality of coupling legs (16) are formed by deformation slits (18) to extend toward one end portion of the hollow body (12). A coupling protrusion (20) is formed at an outer surface of the front end of the coupling leg (16), while a releasing portion (24) is formed at an inner side of the hollow body (12) which is opposite to the outer surface. A placing step (22) is formed in a stepwise manner at a location adjacent to the other end portion of the hollow body (12) which corresponds to an opposite side of the coupling protrusion (20). A separating protrusion (28) is formed at an end of the other end portion of the hollow body (12). A disassembling apparatus (30) has a release pin (34) protruding on one side of a frame (32), and a release coupling hole (36) is formed in the release pin (34) so that the releasing portion (24) may be inserted and guided in the release coupling hole (36). The release lever (38) is provided to extend to be spaced apart from the frame (32) at a predetermined interval, and a catching protrusion (40) caught by the separating protrusion (28) is formed at the front end of the release lever (38). According to the present invention, since the fastener (10) for coupling objects (50 and 50′) is configured as a single unit, the number of parts and the number of assembling processes may be reduced, and the fastener (10) may be handled more simply using the disassembling apparatus 30.
摘要翻译：本发明涉及一种紧固件及其拆卸装置。本发明的紧固件（10）具有构造框架的圆柱形中空体（12）。一个通孔（14）沿其纵向方向穿过中空体（12）的内部。多个联接腿（16）由变形狭缝（18）形成，以向中空体（12）的一个端部延伸。耦合突起（20）形成在联接腿（16）的前端的外表面处，而释放部分（24）形成在中空本体（12）的与外侧相反的内侧表面。在与中空体（12）的与联接突起（20）的相对侧相对应的另一端部的位置处，分阶段地形成放置台阶（22）。在中空体（12）的另一端部的端部形成有分离突起（28）。分解装置（30）具有在框架（32）的一侧上突出的释放销（34），并且在释放销（34）中形成有释放联结孔（36），使得释放部分（24）可以在释放联结孔（36）中插入和引导。释放杆（38）设置成以预定间隔与框架（32）间隔开延伸，并且在释放杆的前端形成有由分离突起（28）卡住的捕获突起（40）（38）。根据本发明，由于用于连接物体（50和50'）的紧固件（10）被构造为单个单元，所以可以减少部件的数量和组装过程的数量，并且紧固件（10）可以是使用拆卸装置30更简单地处理。

3. 发明申请

US20100311304A1 FIGHTER ROBOT SYSTEM 失效
标题翻译： FIGHTER机器人系统
公开(公告)号：US20100311304A1
公开(公告)日：2010-12-09
申请号：US12795100
申请日：2010-06-07
申请人： Hong-Min JANG , Seong-Hoon Lee
发明人： Hong-Min JANG , Seong-Hoon Lee
IPC分类号： A63H13/06
CPC分类号： A63H13/06
摘要： A fighter robot system that supplies power to two fighter robots, which have a match against each other, through respective power lines and prevents the power lines from becoming entangled even when the robots are moving. The fighter robot system includes two fighter robots, a power supply providing power to the fighter robots, and a rotary member located above or below the fighter robots, the rotary member having a predetermined length and rotatable around a central axis formed at a predetermined portion. The power supply provides the power to the fighter robots through power lines. Each power line starts from the power supply, extends from the central axis to either end of the rotary member in the lengthwise direction, and is connected at that end to each fighter robot. The rotary member rotates around the central axis following the movement of the fighter robots.
摘要翻译：一种战斗机器人系统，通过各自的电源线向两个相互匹配的战斗机器人供电，即使在机器人移动时也能防止电力线缠结。战斗机器人系统包括两个战斗机器人，为战斗机器人提供动力的电源，以及位于战斗机器人上方或下方的旋转构件，旋转构件具有预定长度并可围绕形成在预定部分的中心轴线旋转。电源通过电源线为战斗机器人提供动力。每个电源线从电源开始，从长轴方向的中心轴线延伸到旋转部件的任一端，并且在该端部连接到每个战斗机器人。随着战斗机器人的移动，旋转构件围绕中心轴线旋转。

4. 发明申请

US20110291071A1 QUANTUM DOT LIGHT EMITTING DIODE DEVICE AND DISPLAY DEVICE THEREWITH 有权
标题翻译：量子点光发射二极管器件和显示器件
公开(公告)号：US20110291071A1
公开(公告)日：2011-12-01
申请号：US13115537
申请日：2011-05-25
申请人： Young-Mi Kim , Ho-Cheol Kang , Ho-Jin Kim , Chang-Hee Lee , Kook-Heon Char , Seong-Hoon Lee , Jeong-Hun Kwak , Wan-Ki Bae , Dong-Gu Lee , Jae-Hoon Lim
发明人： Young-Mi Kim , Ho-Cheol Kang , Ho-Jin Kim , Chang-Hee Lee , Kook-Heon Char , Seong-Hoon Lee , Jeong-Hun Kwak , Wan-Ki Bae , Dong-Gu Lee , Jae-Hoon Lim
IPC分类号： H01L33/06 , H01L33/42 , H01L33/08
CPC分类号： H01L51/502 , H01L27/3244 , H01L51/5004 , H01L51/5036
摘要： The present invention relates to a quantum dot light emitting diode device in which a hole transportation layer is formed after forming a quantum dot light emitting layer by a solution process by applying an inverted type quantum dot light emitting diode device for making free selection of a hole transportation layer material that enables easy injection of a hole to the quantum dot light emitting layer; and display device and method therewith.
摘要翻译：本发明涉及一种量子点式发光二极管装置，其中通过应用倒置型量子点发光二极管装置，通过溶液法形成量子点发光层，形成空穴传输层，用于自由选择孔能够容易地向量子点发光层注入孔的输送层材料; 和显示装置及其方法。

5. 发明申请

US20110235450A1 CURRENT MODE SENSE AMPLIFIER WITH PASSIVE LOAD 有权
标题翻译：具有无源负载的电流模式感测放大器
公开(公告)号：US20110235450A1
公开(公告)日：2011-09-29
申请号：US12732968
申请日：2010-03-26
申请人： Seong-Hoon Lee , Onegyun Na , Jongtae Kwak
发明人： Seong-Hoon Lee , Onegyun Na , Jongtae Kwak
IPC分类号： G11C7/06
CPC分类号： G11C7/065 , G11C7/062 , G11C2207/063
摘要： Memories, current mode sense amplifiers, and methods for operating the same are disclosed, including a current mode sense amplifier including cross-coupled p-channel transistors and a load circuit coupled to the cross-coupled p-channel transistors. The load circuit is configured to provide a resistance to control at least in part the loop gain of the current mode sense amplifier, the load circuit including at least passive resistance.
摘要翻译：公开了一种存储器，电流模式读出放大器及其操作方法，包括一个包括交叉耦合的p沟道晶体管和耦合到交叉耦合的p沟道晶体管的负载电路的电流模式读出放大器。负载电路被配置为提供至少部分地控制电流模式读出放大器的环路增益的电阻，负载电路至少包括被动电阻。

6. 发明授权

US07538572B2 Off-chip driver apparatus, systems, and methods 有权
标题翻译：片外驱动装置，系统和方法
公开(公告)号：US07538572B2
公开(公告)日：2009-05-26
申请号：US11854973
申请日：2007-09-13
申请人： Seong-Hoon Lee
发明人： Seong-Hoon Lee
IPC分类号： H03K17/16 , H03K19/003
CPC分类号： H03K19/01721 , H03K19/0005
摘要： Apparatus, methods, and systems include an off-chip driver having an output drive coupled in parallel with the off-chip driver to provide initial drive emphasis for a period of time. The output drive may include a first transistor and a second transistor coupled to an output of the off-chip driver to provide additional initial drive emphasis strength when both transistors are energized for an initial period of time. The time period may be set by an inverted delay circuit.
摘要翻译：装置，方法和系统包括具有与片外驱动器并联耦合的输出驱动器的片外驱动器，以在一段时间内提供初始驱动强调。输出驱动器可以包括耦合到片外驱动器的输出的第一晶体管和第二晶体管，以在两个晶体管在初始时间段通电时提供附加的初始驱动强度强度。该时间段可以由反相延迟电路设置。

7. 发明授权

US07287143B2 Synchronous memory device having advanced data align circuit 失效
标题翻译：具有高级数据对准电路的同步存储器件
公开(公告)号：US07287143B2
公开(公告)日：2007-10-23
申请号：US10750602
申请日：2003-12-29
申请人： Seong-Hoon Lee , Young-Jin Yoon
发明人： Seong-Hoon Lee , Young-Jin Yoon
IPC分类号： G06F12/00
CPC分类号： G11C7/1087 , G11C7/1066 , G11C7/1072 , G11C7/1078 , G11C7/1093 , G11C7/22 , G11C11/4076 , G11C11/4093 , G11C2207/107
摘要： A semiconductor device for performing an N-bit prefetch operation, N being a positive integer includes a data strobe buffering means for generating N number of align control signals based on a data strobe signal and a external clock signal; a receiving block in response to N−1 number of the align control signals for receiving N-bit data and outputting the N-bit data in a parallel fashion; and a outputting block in response to the remaining align control signal for receiving the N-bit data in the parallel fashion and synchronizing the N-bit data with the remaining align control signal having a N/2 external clock period to thereby generating the synchronized N-bit data as a prefetched data.
摘要翻译：一种用于执行N位预取操作的半导体器件，N是正整数，包括：数据选通缓冲装置，用于根据数据选通信号和外部时钟信号产生N个校准控制信号; 响应于N-1个对准控制信号的接收块，用于接收N位数据并以并行方式输出N位数据; 以及响应于用于以并行方式接收N位数据的剩余对准控制信号的输出块，并且使N位数据与具有N / 2个外部时钟周期的剩余对准控制信号同步，从而产生同步N 位数据作为预取数据。

8. 发明申请

US20060244492A1 Method of producing balanced data output 有权
标题翻译：产生平衡数据输出的方法
公开(公告)号：US20060244492A1
公开(公告)日：2006-11-02
申请号：US11114130
申请日：2005-04-26
申请人： Seong-Hoon Lee
发明人： Seong-Hoon Lee
IPC分类号： H03K5/22
CPC分类号： H03K5/04 , H03K5/135 , H03K5/26
摘要： Strobe signals are coupled to a phase detector which compares rising and falling edges of the respective strobe signals. If the phase detector determines that there is a mismatch, it outputs an UP or DOWN control signal to a control circuit. The control circuit then transmits the UP or DOWN control signal to edge adjusting circuits connected to each strobe and data stream between the flip flop and pre-driver. The edge adjusting then adds a delay to each respective strobe and data stream which incrementally compensates for the mismatch created by PVT variations. The process is repeated until the high and low data outputs are effectively matched, thereby maximizing the data eye.
摘要翻译：选通信号耦合到相位检测器，该相位检测器比较各个选通信号的上升沿和下降沿。如果相位检测器确定存在不匹配，则向控制电路输出UP或DOWN控制信号。然后，控制电路将UP或DOWN控制信号发送到连接到每个选通脉冲的边缘调整电路和触发器和预驱动器之间的数据流。边缘调整然后对每个相应的选通和数据流添加一个延迟，增量地补偿由PVT变化产生的失配。重复该过程，直到高和低数据输出被有效地匹配，从而使数据眼睛最大化。

9. 发明授权

US07129761B2 Digital delay-locked loop circuits with hierarchical delay adjustment 有权
标题翻译：具有分层延迟调整的数字延迟锁定环路
公开(公告)号：US07129761B2
公开(公告)日：2006-10-31
申请号：US11256215
申请日：2005-10-21
申请人： Seong-Hoon Lee
发明人： Seong-Hoon Lee
IPC分类号： H03L7/06
CPC分类号： H03L7/0814
摘要： Fine tuned signal phase adjustments are provided by multiple cascaded phase mixers. Each phase mixer outputs a signal having a phase between the phases of its two input signals. With each subsequent stage of phase mixers, the signals generated by the phase mixers have a smaller phase difference, thereby providing finer delay adjustments. Multiple stages of phase mixers can be provided in digital delay-locked loop circuitry to provide additional hierarchical delay adjustment.
摘要翻译：微调信号相位调整由多个级联相位混频器提供。每个相位混合器输出具有其两个输入信号的相位之间的相位的信号。对于相位混合器的每个后续阶段，相位混合器产生的信号具有较小的相位差，从而提供更好的延迟调整。可以在数字延迟锁定环路电路中提供多级相位混频器，以提供额外的分层延迟调整。

10. 发明申请

US20060176761A1 Clock generating circuit with multiple modes of operation 有权
标题翻译：具有多种工作模式的时钟发生电路
公开(公告)号：US20060176761A1
公开(公告)日：2006-08-10
申请号：US11054885
申请日：2005-02-09
申请人： Seong-Hoon Lee
发明人： Seong-Hoon Lee
IPC分类号： G11C8/00
CPC分类号： G11C7/1072 , G11C7/222 , H03L7/0812 , H03L7/095 , H03L7/0995
摘要： A clock generating circuit includes a phase comparison circuit that generates a delay control signal corresponding o the relative phases of an output clock signal and a reference clock signal. A voltage controlled delay circuit generates the delayed clock signal by inverting a signal applied to its input and delaying the signal by a delay that is determined by a delay control signal. A selection circuit couples either the reference clock signal or the delayed clock signal to the input of the voltage controlled delay circuit. When the reference clock signal is coupled to the input of the voltage controlled delay circuit, the clock generating circuit functions as a delay-lock loop. When the delayed clock signal is coupled to the input of the voltage controlled delay circuit, the voltage controlled delay circuit operates as a ring oscillator so that the clock generating circuit functions as a phase-lock loop.
摘要翻译：时钟发生电路包括相位比较电路，该相位比较电路产生对应于输出时钟信号和参考时钟信号的相对相位的延迟控制信号。电压控制延迟电路通过反相施加到其输入的信号并延迟由延迟控制信号确定的延迟来产生延迟的时钟信号。选择电路将参考时钟信号或延迟时钟信号耦合到电压控制延迟电路的输入端。当参考时钟信号耦合到电压控制延迟电路的输入时，时钟发生电路用作延迟锁定环路。当延迟时钟信号耦合到电压控制延迟电路的输入端时，电压控制延迟电路作为环形振荡器工作，使得时钟发生电路用作锁相环。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式