会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明专利
    • Digital tone generating circuit
    • 数字音调发生电路
    • JPS6195652A
    • 1986-05-14
    • JP21618984
    • 1984-10-17
    • Hitachi Ltd
    • AKAZAWA TAKASHI
    • H04Q1/45H03K4/02H04L27/26H04M1/50
    • PURPOSE: To form a staircase tone signal having a desired frequency by changing over a count of a program counter counting a reference frequency signal according to a key input signal into a correction value in a specific step.
      CONSTITUTION: When one of key inputs 1∼4 is applied, an output of a gate circuit G2 brings logical 0 and a counter circuit CONT starts the count operation of a reference frequency ϕ. The key inputs 1∼4 and outputs 2∼32 of the circuit CONT are used to change an output Q of a flip-flop circuit 1 as logical 0 → logical 1 of circuit G2 → reset of circuit CONT → logical value 1 of ROM → logical 1 of circuit F1 synchronously with the frequency ϕ. Thus, a frequency division output of the frequency ϕ according to the frequency division ratio by the key inputs 1∼4 is obtained from the output Q, and a Jonson counter circuit J-CONT forms pulse signals delayed by a half period each by using the pulse A subjected to frequency division. Thus, a step tone signal is formed in this way.
      COPYRIGHT: (C)1986,JPO&Japio
    • 目的:通过在特定步骤中将根据键输入信号计数参考频率信号的程序计数器的计数改变为校正值来形成具有期望频率的阶梯音信号。 构成:当应用键输入1-4之一时,门电路G2的输出使逻辑0,并且计数电路CONT开始参考频率phi的计数操作。 电路CONT的键输入1-4和输出2-32用于将触发器电路1的输出Q改变为电路ROM逻辑1的电路CONT逻辑值1的电路G2复位的逻辑0逻辑1 F1与频率phi同步。 因此,从输出端Q获得根据键输入1-4的分频比的频率phi的分频输出,并且Jonson计数器电路J-CONT通过使用 脉冲A进行分频。 因此,以这种方式形成阶梯音信号。
    • 6. 发明专利
    • Cmos oscillating circuit
    • CMOS振荡电路
    • JPS6195601A
    • 1986-05-14
    • JP21618584
    • 1984-10-17
    • Hitachi Ltd
    • AKAZAWA TAKASHI
    • H03B5/32
    • PURPOSE: To widen the operating voltage range by using P-channel and N- channel MOSFETs connected in parallel taking a power supply voltage or a common potential as a reference voltage and activated at a constant voltage as a feedback resistor means of a CMOS amplifier circuit.
      CONSTITUTION: An input and an output of a CMOS inverter circuit IV acting like an inverse amplifier are connected respectively to external terminals P1, P2, which are connected to externally mounted capacitors with respect to the common potential. Further, a crystal oscillator X is connected between the terminals P1 and P2. As the feedback resistor of the inverter circuit IV, the N-channel MOSFETQ1 and a P-channel MOSFETQ2 connected in parallel are provided, which are activated by a constant voltage circuit comprising MOSFETs Q3∼Q8. Thus, the operating voltage of the inverter circuit IV is made nearly constant independently of the fluctuation of the power supply voltage and a stable oscillation output is obtained.
      COPYRIGHT: (C)1986,JPO&Japio
    • 目的:通过使用并联连接的P沟道和N沟道MOSFET来扩展工作电压范围,将电源电压或公共电位作为参考电压,并以恒定电压激活,作为CMOS放大器电路的反馈电阻器 。 构成:像反向放大器那样的CMOS反相器电路IV的输入和输出分别连接到相对于共同电位连接到外部安装的电容器的外部端子P1,P2。 此外,晶体振荡器X连接在端子P1和P2之间。 作为反相器电路IV的反馈电阻,提供并联连接的N沟道MOSFETQ1和P沟道MOSFETQ2,其由包括MOSFET Q3-Q8的恒定电压电路激活。 因此,与电源电压的波动无关地使逆变器电路IV的工作电压保持不变,得到稳定的振荡输出。
    • 7. 发明专利
    • AGING DEVICE
    • JPS60167342A
    • 1985-08-30
    • JP2162684
    • 1984-02-10
    • HITACHI LTD
    • AKAZAWA TAKASHI
    • H01L21/66
    • PURPOSE:To effectively utilize the aging time of ICs by a method wherein a proper screening inspection of the ICs is contrived so as to be able to perform during the aging time, and at the same time, some ICs determined to be defective are made to be destroyed during the aging time. CONSTITUTION:Aging substrates 2, on each of which plural ICs 3 have been set, are housed in an aging stove, and at the same time, a tester 16 and a breaking unit 17 are respectively connected to the prescribed connector parts of the aging substrates 2. A test signal is inputted in each IC3 from the tester 16 through connector parts 15 for each signal and wirings 14 for each signal and the desired screening inspection of the ICs 3 is performed. During such the test, the tester 16 performs a decision on non-defective and defective of each IC3 on the basis of the response signal, which is sent from each IC3, specifies the positions of defective ICs 3 decided to be a defective on the aging substrates 2 and gives a breaking instruction to the breaking unit 17. The breaking unit 17 changes over a first and a second change-over switches 8 and 9 corresponding to an appointed position on the basis of the breaking instruction, turns off a third and a fourth wirings 6 and 7, impresses a reverse bias on the defective IC3 through the two wirings 6 and 7 and makes the defective IC3 destroy electrically.
    • 8. 发明专利
    • Mos integrated circuit device
    • MOS集成电路设备
    • JPS59208966A
    • 1984-11-27
    • JP8262683
    • 1983-05-13
    • Hitachi Ltd
    • AKAZAWA TAKASHI
    • H04M1/31
    • H04M1/312
    • PURPOSE:To guarantee an output level by providing a gate circuit receiving a control signal closing its gate with respect to a power supply voltage equivalent to a lower operating voltage or below of an internal logical circuit to the input side of the logical circuit. CONSTITUTION:A gate and a source of an output MOSFETQ3 are short-circuited by a depletion load MOSFETQ1 at a minute voltage region of 0-V1 when a power supply voltage VDD rises in case of application of power at first. The logical circuit starts its operation little by little when the voltage is higher than the V1, an output of a voltage comparator VC goes to logial 1 in the voltage range V1-V2 until said voltage reaches the lower limit operating voltage V2, and a gate G1 is controlled to be closed through a latch circuit FF. Thus, even if an undesirable pulse signal is formed because of the operation of a part of the internal logical circuit LOG, the output MOSFETQ3 is kept turned off and no undesirable pulse noise is outputted during this period.
    • 目的:通过提供一个门电路,通过提供一个门电路来接收关于其栅极的控制信号来保证输出电平,该电源电压相对于逻辑电路的输入侧的内部逻辑电路的较低工作电压或更低的电源电压。 构成:当在第一次施加电力的情况下电源电压VDD上升时,输出MOSFETQ3的栅极和源极由0-V1的微小电压区域的耗尽负载MOSFETQ1短路。 当电压高于V1时,逻辑电路逐渐开始运行,电压比较器VC的输出在V1-V2的电压范围内变为逻辑1,直到电压达到下限工作电压V2,而门 通过锁存电路FF控制G1闭合。 因此,即使由于内部逻辑电路LOG的一部分的操作而形成不期望的脉冲信号,输出MOSFETQ3保持关闭,并且在该期间不输出不期望的脉冲噪声。
    • 10. 发明专利
    • Floating multiplying circuit
    • 浮动电路
    • JPS5776635A
    • 1982-05-13
    • JP15205380
    • 1980-10-31
    • Hitachi Denshi LtdHitachi Ltd
    • KOBAYASHI SEIJIMAEDA SHIGEMICHIHAGIWARA YOSHIMUNEAKAZAWA TAKASHISUGIYAMA SHIZUO
    • G06F7/38G06F7/00G06F7/487G06F7/52G06F7/533G06F7/544G06F7/76
    • G06F7/4876G06F7/49921G06F7/5443
    • PURPOSE: To handle a digit overflow in floating-point arithmetic at a high speed without performing program processing, by providing a digit overflow detection part to the mantissa part or exponential part of an input or an output and by driving a digit overflow correcting circuit by its detection signal.
      CONSTITUTION: Twelve-bit mantissa data corresponding to mantissas M
      1 and M
      2 are applied as input signals l
      1 and l
      2 to a multiplying circuit 1, which outputs a multiplication result l
      5 . Four-bit exponent data corresponding exponents e
      1 and e
      2 , on the other hand, are applied as input signals l
      3 and l
      4 to an adding circuit 2, which outputs a signal l
      6 . Those input and output signals are represented by four- bit complements of "2", so restricted as indicated: -8≤l
      3 , l
      4 , l
      6 ≤7. A correcting circuit 4 outputs a detection signal C
      8 for detecting an exponent being 8, a signal CMC indicating an overflow of the high-order digit of an exponent, and a signal CMV indicating an overflow of the low-order digit of an exponent. Then, an arithmetic circuit II corrects an exponent and a mantissa in case of the overflow of the low-order digit of the exponent.
      COPYRIGHT: (C)1982,JPO&Japio
    • 目的:为了在不执行程序处理的情况下以浮点运算来处理数字溢出,通过向输入或输出的尾数部分或指数部分提供数字溢出检测部分,并通过驱动数字溢出校正电路 其检测信号。 构成:对应于尾数M1和M2的十二位尾数数据作为输入信号l1和I2施加到乘法电路1,乘法电路1输出乘法结果15。 另一方面,对应于指数e1和e2的四比特指数数据作为输入信号13和14施加到加法电路2,加法电路输出信号16。 那些输入和输出信号由“2”的四位补码表示,因此受到限制:-8 <= 13,14,16 = 7。 校正电路4输出用于检测指数为8的检测信号C8,指示指数的高位数字的溢出的信号CMC和指示指数的低位数字的溢出的信号CMV。 然后,算术电路II在指数的低位数字的溢出的情况下校正指数和尾数。