专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US4712212A Terminal control device for reference station in TDMA satellite communication system 失效
标题翻译： TDMA卫星通信系统参考站终端控制装置
公开(公告)号：US4712212A
公开(公告)日：1987-12-08
申请号：US820602
申请日：1986-01-21
申请人： Haruki Takai , Mikio Ujiie , Hideki Nakamura
发明人： Haruki Takai , Mikio Ujiie , Hideki Nakamura
IPC分类号： H04J3/00 , H04B7/15 , H04B7/155 , H04B7/212 , H04L7/00 , H04J3/06
CPC分类号： H04B7/2126
摘要： A terminal control device for a reference station in a TDMA satellite communication system includes means for generating a parallel acquisition window applicable to a parallel initial acquisition system and a sequential acquisition window applicable to a sequential initial acquisition system each in a TDMA frame, and selector means for selecting either one of the two different kinds of windows. The device selectively uses the two different acquisition systems and, thereby, accomplishes the advantages of both of the systems at the same time, i.e. short terminal buildup time and high TDMA frame utilization efficiency.
摘要翻译：用于TDMA卫星通信系统中的参考站的终端控制装置包括用于生成适用于并行初始采集系统的并行采集窗口和适用于TDMA帧中的连续初始采集系统的顺序采集窗口的装置，以及选择装置用于选择两种不同类型的窗口之一。该装置选择性地使用两个不同的采集系统，从而同时实现两个系统的优点，即短的终端建立时间和高的TDMA帧利用效率。

2. 发明授权

US4833674A Arrangement for processing received data in TDMA communications system and method therefor a TDMA communications system and method for retrieving received data in a preset order 失效
标题翻译：用于处理TDMA通信系统中的接收数据的装置及其方法，用于以预设顺序检索接收到的数据的TDMA通信系统和方法
公开(公告)号：US4833674A
公开(公告)日：1989-05-23
申请号：US790049
申请日：1985-10-22
申请人： Haruki Takai , Mikio Ujiie
发明人： Haruki Takai , Mikio Ujiie
IPC分类号： H04J3/14 , H04B7/15 , H04B7/212
CPC分类号： H04B7/212
摘要： In order to process data transmitted from a plurality of earth stations in a TDMA communications system with high speed, the data transmitted chronologically over a multiframe and written into a first memory according to first discriminating signals in a manner as to be grouped with respect to the earth stations, are then read out from the first memory according to second discriminating signals stored in a second memory irrespective of the received order. The data read out from the first memory are arranged in a manner as to be processed with ease in the subsequent unit.
摘要翻译：为了处理从TDMA通信系统中的多个地球站以高速发送的数据，数据按时间顺序在多帧上传输，并根据第一鉴别信号被写入第一存储器，以便相对于地球站然后根据存储在第二存储器中的第二鉴别信号从第一存储器中读出，而不管接收到的顺序如何。从第一存储器读出的数据以随后单元容易地处理的方式排列。

3. 发明授权

US5686968A Synchronizing signal generation circuit 失效
标题翻译：同步信号发生电路
公开(公告)号：US5686968A
公开(公告)日：1997-11-11
申请号：US637605
申请日：1996-04-25
申请人： Mikio Ujiie , Hisato Kokubo
发明人： Mikio Ujiie , Hisato Kokubo
IPC分类号： G09G5/00 , G09G5/18 , H04N5/06
CPC分类号： H04N5/06
摘要： The present invention relates to a synchronizing signal generation circuit equipped with a PLL circuit. A pulse signal having a time constant that is broader than the clock width of a horizontal synchronizing signal included within synchronizing signals and that moreover contains steady-state phase error of the PLL circuit is generated and inputted to a phase comparison inhibiting circuit by way of a signal conversion circuit. The logic level of the pulse signal is then varied for the active interval and the inactive interval of the vertical synchronizing signal, phase comparison of the horizontal synchronizing signal and the reproduced horizontal synchronizing signal being inhibited during the active interval. The reproduced horizontal synchronizing signal is generated based on the output of two frequency dividers.
摘要翻译：本发明涉及一种配备有PLL电路的同步信号发生电路。具有比包括在同步信号内的水平同步信号的时钟宽度更宽的时间常数并且还包含PLL电路的稳态相位误差的脉冲信号被产生并通过以下方式输入到相位比较禁止电路信号转换电路。然后脉冲信号的逻辑电平在有源间隔和垂直同步信号的无效间隔，水平同步信号和再生水平同步信号的相位比较在有效间隔期间被禁止时变化。基于两个分频器的输出产生再现的水平同步信号。

4. 发明授权

US5121485A Multi-system bus connected via interface side buffering interstage buffers, and CPU side buffers to CPU i/o bus and slave system 失效
标题翻译：通过接口侧缓冲区间缓冲区和CPU I / O总线和从站系统的CPU侧缓冲区连接多个系统总线
公开(公告)号：US5121485A
公开(公告)日：1992-06-09
申请号：US358111
申请日：1989-05-30
申请人： Mikio Ujiie
发明人： Mikio Ujiie
IPC分类号： G06F15/16 , G06F13/36 , G06F13/40 , G06F15/17 , G06F15/173
CPC分类号： G06F13/4018 , G06F15/17
摘要： A microprocessor system includes interstage buffer circuits and a slave system. The interstage buffer circuits include data signal buffer circuits (8a, 8b) and a swap buffer circuit (9), connected in parallel with the data signal buffer circuits (8a, 8b), for performing bit width conversion. The slave system is connected to a bus for connecting an interstage control signal buffer circuit and an interface control signal buffer circuits, a bus for connecting an interstage address signal buffer circuit and an interface address signal buffer circuit, and a bus for connecting the buffer circuits (8a, 9, 8b) and an interface data signal buffer circuit.

5. 发明授权

US06395940B1 Method for producing perhalogenated cyclopentene 有权
标题翻译：生产全卤代环戊烯的方法
公开(公告)号：US06395940B1
公开(公告)日：2002-05-28
申请号：US09486608
申请日：2000-03-01
申请人： Takeo Komata , Takayuki Nishimiya , Fuyuhiko Sakyu , Hideaki Imura , Mikio Ujiie , Masatomi Kanai
发明人： Takeo Komata , Takayuki Nishimiya , Fuyuhiko Sakyu , Hideaki Imura , Mikio Ujiie , Masatomi Kanai
IPC分类号： C07C1720
CPC分类号： C07C23/08 , C07C17/206 , C07C17/208 , C07C17/21
摘要： The invention relates to a method for producing a first perhalogenated cyclopentene represented by the general formula: C5ClBF8−B where B is an integer of from 0 to 7. The method includes a step of (a) fluorinating a second perhalogenated cyclopentene by hydrogen fluoride in a gas phase in the presence of a fluorination catalyst. The second perhalogenated cyclopentene is represented by general formula: C5ClAF8−A where A is an integer of from 1 to 8, and A is not smaller than B. With this method, the first perhalogenated cyclopentene (e.g., 1,2-dichloro-3,3,4,4,5,5-hexafluorocyclopentene, another chlorofluorinated cyclopentene, or octafluorocyclopentene) can continuously easily be produced, for example, from octachlorocyclopentene obtained by chlorination of hexachlorocyclopentadiene that is easily available. Therefore, the above method is very useful as an industrial scale production method. In case that the first perhalogenated cyclopentene is octafluorocyclopentene, the method may further include a step of (b) fluorinating a reaction product of the step (a) in a way that is different from that of the step (a), thereby to convert said reaction product of the step (a) into octafluoropentene. The step (a) may be conducted by a multistep reaction wherein there are provided “m” of reaction zones in number where m is an integer of from 2 to 10. In this case, the reaction zones are arranged in series and such that a reaction temperature of each reaction zone is independently controllable.
摘要翻译：本发明涉及一种制备由通式C5ClBF8-B表示的第一全卤代环戊烯的方法，其中B为0-7的整数。该方法包括以下步骤：（a）通过氟化氢将第二全卤代环戊烯氟化在氟化催化剂存在下的气相。第二全卤代环戊烯由通式C5ClAF8-A表示，其中A为1至8的整数，A不小于B.使用该方法，将第一全卤代环戊烯（例如1,2-二氯-3 ，3,4,4,5,5-六氟环戊烯，另一种氯氟化环戊烯或八氟环戊烯）可以连续容易地制备，例如由可以容易获得的六氯环戊二烯氯化获得的八氯环戊烯。因此，上述方法作为工业规模生产方法是非常有用的。在第一全卤代环戊烯是八氟环戊烯的情况下，该方法还可以包括以下步骤：（b）以与步骤（a）不同的方式氟化步骤（a）的反应产物，从而将所述步骤（a）的反应产物进入八氟戊烯。步骤（a）可以通过多步反应进行，其中m为2〜10的整数的“m”个反应区。在这种情况下，反应区串联排列，使得每个反应区的反应温度是独立可控的。

6. 发明授权

US06506951B1 Process for producing brominated trifluoromethylbenzenes 失效
标题翻译：溴化三氟甲基苯的制备方法
公开(公告)号：US06506951B1
公开(公告)日：2003-01-14
申请号：US09551912
申请日：2000-04-19
申请人： Eri Tsukada , Mikio Ujiie , Shozo Kaneda , Satoru Narizuka , Takashi Kume
发明人： Eri Tsukada , Mikio Ujiie , Shozo Kaneda , Satoru Narizuka , Takashi Kume
IPC分类号： C07C2200
CPC分类号： B01J27/135 , B01J27/10 , B01J27/128 , C07C17/12 , C07C25/13
摘要： The invention relates to a process for producing a brominated trifluoromethylbenzene represented by the general formula (1). This process includes brominating in a liquid or gas phase a trifluoromethylbenzene, represented by the general formula (2), by bromine in the presence of a catalyst under a condition that the bromine is coexistent with chlorine, where n is an integer of 1-2, and m is an integer of 1-3 where n is an integer of 1-2. The catalyst is preferably iron chloride in the case of the bromination in a liquid phase. It is preferably activated carbon carrying thereon iron chloride in the case of the bromination in a gas phase. The trifluoromethylbenzene is turned to the brominated trifluoromethylbenzene with high reactivity and high yield.
摘要翻译：本发明涉及由通式（1）表示的溴代三氟甲基苯的制备方法。该方法包括在液相或气相中溴在溴中与氯共存的条件下，在溴存在下，用溴在通式（2）表示的三氟甲基苯中溴化，其中n为1-2的整数，m为1-3的整数，其中n为1-2的整数。在液相中溴化的情况下，催化剂优选为氯化铁。在气相溴化的情况下，优选载有氯化铁的活性炭。三氟甲基苯转化为溴化三氟甲基苯，反应性高，产率高。

7. 发明授权

US06399806B1 Process for producing binaphthol bistriflate 失效
标题翻译：双酚双酚A的生产工艺
公开(公告)号：US06399806B1
公开(公告)日：2002-06-04
申请号：US09697683
申请日：2000-10-27
申请人： Akihiro Ishii , Mikio Ujiie , Yokusu Kuriyama , Mitsuru Tanuma
发明人： Akihiro Ishii , Mikio Ujiie , Yokusu Kuriyama , Mitsuru Tanuma
IPC分类号： C07C30300
CPC分类号： C07C303/28 , C07C309/65
摘要： A process for producing a binaphthol bistriflate, 2,2′-bis(trifluoromethanesulfonyloxy)-1,1′-binaphthyl, includes reacting 1,1′-bi-2-naphthol with trifluoromethanesulfonyl fluoride, in a polar solvent, in the presence of an organic base. The reaction proceeds quickly at a low temperature by using a polar solvent as the reaction solvent, while the reaction pressure does not become high. The polar solvent is preferably at least one selected from N,N-dimethylformamide, N,N-dimethylacetoamide, 1-methyl-2-pyrrolidinone, and acetonitrile.
摘要翻译： 2,2-双（三氟甲磺酰氧基）-1,1'-联萘双酚双酚A的制备方法包括在极性溶剂中，在1,1'-双（三氟甲磺酰氧基）-1,1'-联萘存在下使1,1'-双-2-萘酚与三氟甲磺酰氟反应，有机基地。通过使用极性溶剂作为反应溶剂，反应在低温下快速进行，反应压力不高。极性溶剂优选为选自N，N-二甲基甲酰胺，N，N-二甲基乙酰胺，1-甲基-2-吡咯烷酮和乙腈中的至少一种。

8. 发明授权

US5161194A Satellite communications system operating in asynchronous mode for central-to-terminal station transmission 失效
标题翻译：用于中央到终端站传输的异步模式的卫星通信系统
公开(公告)号：US5161194A
公开(公告)日：1992-11-03
申请号：US559257
申请日：1990-07-30
申请人： Mikio Ujiie
发明人： Mikio Ujiie
IPC分类号： H04B7/185 , H04B7/212 , H04L1/00 , H04L1/18
CPC分类号： H04L1/18 , H04B7/18528 , H04B7/2125 , H04L2001/0093
摘要： In a satellite communications system, a unique word is transmitted from a central station at frame intervals to the satellite and broadcast to terminal stations. Blocks of data from the central station are composed into packets which are exclusively encrypted, and asynchronously transmitted to the satellite by giving priority to the unique word by interrupting the transmission of packets. A copy of data signals from the central-station data terminals is stored and retransmitted to a terminal station in response to a repeat request signal received therefrom. In each terminal station, the unique word is detected to generate a timing signal in response to which the encrypted packet is deciphered. The deciphered packets are decomposed into blocks of data, and sent to a destination data terminal. If there is an error in the decomposed packets, a repeat request signal is transmitted from the terminal station through a terrestrial link to the central station to cause retransmission of a copy of the stored version of the disrupted packet.

9. 发明授权

US4907247A Satellite delay simulation system 失效
标题翻译：卫星延时仿真系统
公开(公告)号：US4907247A
公开(公告)日：1990-03-06
申请号：US314100
申请日：1989-02-22
申请人： Toshiaki Miyake , Mikio Ujiie
发明人： Toshiaki Miyake , Mikio Ujiie
IPC分类号： H04J3/14 , H04B7/15 , H04B17/00
CPC分类号： H04B17/0085
摘要： Equipment for testing a digital satellite communication system in which multiple digital satellite communication terminals are interconnectable over multiple channels. The equipment includes a single satellite delay simulator intervening between transmit communication terminals and receive communication terminals. The delay simulator is implemented by a satellite delay circuit accommodating multiple channels, and clock matching circuits each being connected to the output or the input of the delay circuit, whereby the communication terminals are individually connectable to the delay circuit via the clock matching circuits. With this configuration, the equipment tests the system by applying a satellite delay simulation to all of the communication terminals, which are operating on independent clocks, at the same time and by using a single satellite delay simulator.
摘要翻译：用于测试数字卫星通信系统的设备，其中多个数字卫星通信终端可在多个信道上互连。该设备包括在发射通信终端和接收通信终端之间插入的单个卫星延迟模拟器。延迟模拟器由容纳多个通道的卫星延迟电路和每个连接到延迟电路的输出或输入的时钟匹配电路实现，由此通信终端经由时钟匹配电路可分别连接到延迟电路。通过这种配置，设备通过对同时在独立时钟上运行的所有通信终端应用卫星延迟仿真并通过使用单个卫星延迟模拟器来对系统进行测试。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式