会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明专利
    • POWER MOSFET
    • JP2002141454A
    • 2002-05-17
    • JP2001252530
    • 2001-08-23
    • HITACHI LTD
    • YAMADA TOMIOMURAKAMI HAJIME
    • H01L21/28H01L21/3205H01L23/48H01L23/52
    • PROBLEM TO BE SOLVED: To provide a MOSFET by suppressing an external resistance part and a thermal resistance. SOLUTION: An electrode pad 21 for a drain of a pellet 10 in which a MOSFET circuit is formed is connected to a header 41 by a high melting point solder. An electrode pad 19 for a gate and an electrode pad 30 for a source of the pellet 10 are respectively connected to inner leads 36 and 37 by connectors 25 and 26 made of low melting point solder bumps. A plurality of branches are provided at the lead 37 for the source, and connected to the pad 20 for the source by a plurality of connectors 26 formed at the branches. The source electrode is connected to the inner leads by a plurality of bump connectors and hence the source electrode of a large current is reduced, and hence its external resistance part can be effectively suppressed. Since a thermal stress can be absorbed by the branches of the inner leads for the source, the connectors made of the plurality of the bumps arranged at the branches can be suitably formed at the source electrode.
    • 4. 发明专利
    • SEMICONDUCTOR DEVICE, ITS MANUFACTURE, AND ELECTRONIC DEVICE
    • JP2000228466A
    • 2000-08-15
    • JP2950899
    • 1999-02-08
    • HITACHI LTD
    • NIITSU TOSHIJIIIZUKA MAMORUENDO TSUNEOYAMADA TOMIO
    • H01L23/29
    • PROBLEM TO BE SOLVED: To mount a semiconductor device having a high heat value by fitting a metal plate where front and back surfaces for forming the circuit element of a semiconductor chip are bonded and fixed by solder with a high melt point to a wiring board where multilayer circuit interconnection is formed on a resin substrate, and by sealing an electrical connection part with resin. SOLUTION: A heat sink 6 is buried to a wiring board where circuit wiring 2 is formed on a resin substrate 1. On the upper surface of the heat sink 6, the circuit element formation surface (front surface) and opposite surface (back surface) of a semiconductor chip 3 are bonded and fixed by solder 4 with a high melt point for mounting. An electrode pad being formed on the circuit element formation surface of the semiconductor chip 3 is electrically connected to the circuit wiring 2 on the wiring board by a metal wire 5. The semiconductor chip 3, the metal wire 5, the wiring 2 on the wiring board, and each electrical connection part are sealed by a resin sealing body (resin) 7. Then, an insulating layer 8 is provided onto the surface (back surface) where the circuit wiring 2 is not provided onto the resin substrate 1, and the back surface of the heat sink (heat spreader) 6.
    • 5. 发明专利
    • SEMICONDUCTOR PACKAGE AND ITS MANUFACTURE
    • JPH09331015A
    • 1997-12-22
    • JP14888196
    • 1996-06-11
    • HITACHI LTD
    • ITO KAZUTOSHIOHASHI TAKEYAYAMADA TOMIO
    • H01L23/50
    • PROBLEM TO BE SOLVED: To suppress the generation of a bridging between pins when a solder plating operation is conducted by a method in which a copper-plated film is formed on the surface of the copper alloy of a substrate only on the outer lead part of a lead frame, and the copper-plated film is coated by a solder-plated film. SOLUTION: A copper-plated film 2 is formed on a Cu-Ni-Si copper alloy outer lead part 6, and a solder-plated film 3 is formed thereon. A semiconductor element 7 is soldered on the semiconductor element mounted part 4 of a lead frame 1 using solder 8, partial Ag-plating 11 is provided on the electrode on a semiconductor element and an inner lead part 5, between the electrode of the semiconductor and the inner lead part 5 is bonded by an Au-wire 9 and sealed by epoxy resin 10. By providing solder plating on the outer lead part 6 through the copper-plated film 2 as above-mentioned, the growth of solder is suppressed. Consequently, as the outer lead part 6 is covered by the solder- plated film 3, the reliability of the semiconductor can be improved by the oxidation preventing effect of the copper alloy lead part.
    • 6. 发明专利
    • COMPOSITE TYPE SEMICONDUCTOR DEVICE AND ITS MANUFACTURE
    • JPH09307103A
    • 1997-11-28
    • JP12021196
    • 1996-05-15
    • HITACHI LTD
    • SAKAMOTO MITSUZOYAMADA TOMIO
    • H01L29/78H01L21/8234H01L27/04H01L27/088
    • PROBLEM TO BE SOLVED: To realize low ON-resistance and maintain pin compatibility with an element power MOSFET, in a composite type power MOSFET involving a negative voltage protecting circuit which prevents breakdown of an element by restraining a negative direction drain current when a negative voltage is applied to a drain. SOLUTION: In this composite type semiconductor device, a vertical power MOSFET 24 and a vertical power MOSFET 25 are reversely connected in series, a source pad 19 is arranged on the power MOSFET 24, a drain pad 20 is arranged on the power MOSFET 25, and a drain terminal 13, a source terminal 14, a gate terminal 11 and an independent conducting plate 29 whose thickness is greater than or equal to 50μm are arranged on the back of a semiconductor chip 18. In order to facilitate a bonding process, a dummy terminal 12 which is connected to the conducting plate 29 is sealed with mold 30 in the state that the dummy terminal 12 is connected to the drain terminal, the source terminal and the gate terminal, and the dummy terminal 12 is separated from the drain terminal, the source terminal and the gate terminal.