专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO0239269A3 APPARATUS AND METHOD TO RESCHEDULE INSTRUCTIONS 审中-公开
标题翻译：装置说明书和方法
公开(公告)号：WO0239269A3
公开(公告)日：2003-01-23
申请号：PCT/US0150735
申请日：2001-10-18
申请人： INTEL CORP , CARMEAN DOUGLAS M , BOGGS DARRELL D , SAGER DAVID J , MCKEEN FRANCIS X , HAMMARLUND PER , SINGHAL RONAK
发明人： CARMEAN DOUGLAS M , BOGGS DARRELL D , SAGER DAVID J , MCKEEN FRANCIS X , HAMMARLUND PER , SINGHAL RONAK
IPC分类号： G06F9/38
CPC分类号： G06F9/3842 , G06F9/3861
摘要： Breaking replay dependency loops in a processor using a rescheduled replay queue. The processor comprise a replay queue to receive a plurality of instructions, and an execution unit to execute the plurality of instructions. A scheduler is coupled between the replay queue and the execution unit. The scheduler speculatively schedules instructions for execution and increments a counter for each of the plurality of instructions to reflect the number of times each of the plurality of instructions has been executed. The scheduler also dispatches each instruction to the execution unit either when the counter does not exceed a maximum number of replays or, if the counter exceeds the maximum number of replays, when the instruction is safe to execute. A checker is coupled tot he execution unit to determine whether each instruction has executed successfully. The checker is also coupled to the replay queue to communicate to the replay queue each instruction that has not executed successfully.
摘要翻译：使用重新安排的重播队列在处理器中重新播放依赖循环。处理器包括用于接收多个指令的重播队列，以及执行多个指令的执行单元。调度器耦合在重播队列和执行单元之间。调度器推测性地调度用于执行的指令，并且为多个指令中的每一个递增计数器，以反映多个指令中的每一个已被执行的次数。当计数器不超过最大重放次数时，或者当计数器超过最大重放次数时，当指令执行安全时，调度器也将每条指令分派给执行单元。检查器与执行单元相连以确定每个指令是否已成功执行。检查器还耦合到重播队列，以便与未执行成功的每个指令通信给重播队列。

2. 发明申请

WO2012087561A2 SYSTEMS, APPARATUSES, AND METHODS FOR A HARDWARE AND SOFTWARE SYSTEM TO AUTOMATICALLY DECOMPOSE A PROGRAM TO MULTIPLE PARALLEL THREADS 审中-公开
标题翻译：用于硬件和软件系统的系统，设备和方法，用于自动将程序分解成多个并行线程
公开(公告)号：WO2012087561A2
公开(公告)日：2012-06-28
申请号：PCT/US2011/063466
申请日：2011-12-06
申请人： INTEL CORPORATION , SAGER, David J. , SASANKA, Ruchira , GABOR, Ron , RAIKIN, Shlomo , NUZMAN, Joseph , PELED, Leeor , DOMER, Jason A. , KIM, Ho-Seop , WU, Youfeng , YAMADA, Koichi , NGAI, Tin-Fook , CHEN, Howard H. , BOBBA, Jayaram , COOK, Jeffrey J. , SHAIKH, Osmar M. , SRINIVAS, Suresh
发明人： SAGER, David J. , SASANKA, Ruchira , GABOR, Ron , RAIKIN, Shlomo , NUZMAN, Joseph , PELED, Leeor , DOMER, Jason A. , KIM, Ho-Seop , WU, Youfeng , YAMADA, Koichi , NGAI, Tin-Fook , CHEN, Howard H. , BOBBA, Jayaram , COOK, Jeffrey J. , SHAIKH, Osmar M. , SRINIVAS, Suresh
IPC分类号： G06F9/30 , G06F9/38
CPC分类号： G06F8/4442 , G06F9/3842 , G06F9/3851 , G06F9/3861 , G06F9/54 , G06F11/3612 , G06F11/3636 , G06F11/3648 , G06F2213/0038
摘要： Systems, apparatuses, and methods for a hardware and software system to automatically decompose a program into multiple parallel threads are described. In some embodiments, the systems and apparatuses execute a method of original code decomposition and/or generated thread execution.
摘要翻译：描述了用于将程序自动分解为多个并行线程的硬件和软件系统的系统，装置和方法。在一些实施例中，系统和装置执行原始代码分解和/或生成的线程执行的方法。

3. 发明申请

WO2012087561A3 SYSTEMS, APPARATUSES, AND METHODS FOR A HARDWARE AND SOFTWARE SYSTEM TO AUTOMATICALLY DECOMPOSE A PROGRAM TO MULTIPLE PARALLEL THREADS 审中-公开
标题翻译：硬件和软件系统自动将程序分解为多个并行线程的系统，装置和方法
公开(公告)号：WO2012087561A3
公开(公告)日：2012-08-16
申请号：PCT/US2011063466
申请日：2011-12-06
申请人： INTEL CORP , SAGER DAVID J , SASANKA RUCHIRA , GABOR RON , RAIKIN SHLOMO , NUZMAN JOSEPH , PELED LEEOR , DOMER JASON A , KIM HO-SEOP , WU YOUFENG , YAMADA KOICHI , NGAI TIN-FOOK , CHEN HOWARD H , BOBBA JAYARAM , COOK JEFFREY J , SHAIKH OSMAR M , SRINIVAS SURESH
发明人： SAGER DAVID J , SASANKA RUCHIRA , GABOR RON , RAIKIN SHLOMO , NUZMAN JOSEPH , PELED LEEOR , DOMER JASON A , KIM HO-SEOP , WU YOUFENG , YAMADA KOICHI , NGAI TIN-FOOK , CHEN HOWARD H , BOBBA JAYARAM , COOK JEFFREY J , SHAIKH OSMAR M , SRINIVAS SURESH
IPC分类号： G06F9/30 , G06F9/38
CPC分类号： G06F8/4442 , G06F9/3842 , G06F9/3851 , G06F9/3861 , G06F9/54 , G06F11/3612 , G06F11/3636 , G06F11/3648 , G06F2213/0038
摘要： Systems, apparatuses, and methods for a hardware and software system to automatically decompose a program into multiple parallel threads are described. In some embodiments, the systems and apparatuses execute a method of original code decomposition and/or generated thread execution.
摘要翻译：描述了用于将程序自动分解成多个并行线程的硬件和软件系统的系统，设备和方法。在一些实施例中，系统和设备执行原始代码分解和/或生成的线程执行的方法。

4. 发明申请

WO2002042902A3 METHOD AND APPARATUS FOR SCHEDULING MULTIPLE MICRO-OPERATIONS IN A PROCESSOR 审中-公开
公开(公告)号：WO2002042902A3
公开(公告)日：2002-05-30
申请号：PCT/US2001/051023
申请日：2001-10-18
申请人： INTEL CORPORATION , CARMEAN, Douglas, M. , BOGGS, Darrell, D. , SAGER, David, J. , MCKEEN, Francis, X. , HAMMARLUND, Per , SINGHAL, Ronak
发明人： CARMEAN, Douglas, M. , BOGGS, Darrell, D. , SAGER, David, J. , MCKEEN, Francis, X. , HAMMARLUND, Per , SINGHAL, Ronak
IPC分类号： G06F9/38
摘要： Rescheduling multiple micro-operations in a processor using a replay queue. The processor comprises a replay queue to receive a plurality of instructions and an execution unit to execute the plurality of instructions. A scheduler is coupled between the replay queue and the execution unit. The scheduler speculatively schedules instructions for execution and dispatches each instruction to the execution unit. A checker is couple to the execution unit to determine whether each instruction has executed successfully. The checker is also coupled to the replay queue to communicate to the replay queue each instruction that has not executed successfully.

5. 发明申请

WO0242902A2 RESCHEDULING MULTIPLE MICRO-OPERATIONS IN A PROCESSOR USING A REPLAY QUEUE 审中-公开
标题翻译：使用REPLAY QUEUE对处理器中的多个微操作进行排序
公开(公告)号：WO0242902A2
公开(公告)日：2002-05-30
申请号：PCT/US0151023
申请日：2001-10-18
申请人： INTEL CORP , CARMEAN DOUGLAS M , BOGGS DARRELL D , SAGER DAVID J , MCKEEN FRANCIS X , HAMMARLUND PER , SINGHAL RONAK
发明人： CARMEAN DOUGLAS M , BOGGS DARRELL D , SAGER DAVID J , MCKEEN FRANCIS X , HAMMARLUND PER , SINGHAL RONAK
IPC分类号： G06F9/38 , G06F9/00
CPC分类号： G06F9/3842 , G06F9/3861
摘要： Rescheduling multiple micro-operations in a processor using a replay queue. The processor comprises a replay queue to receive a plurality of instructions and an execution unit to execute the plurality of instructions. A scheduler is coupled between the replay queue and the execution unit. The scheduler speculatively schedules instructions for execution and dispatches each instruction to the execution unit. A checker is couple to the execution unit to determine whether each instruction has executed successfully. The checker is also coupled to the replay queue to communicate to the replay queue each instruction that has not executed successfully.
摘要翻译：使用重放队列在处理器中重新安排多个微操作。处理器包括用于接收多个指令的重放队列和执行多个指令的执行单元。调度器耦合在重播队列和执行单元之间。调度器推测性地安排执行指令并将每个指令分派到执行单元。检查器耦合到执行单元，以确定每个指令是否已成功执行。检查器还耦合到重播队列，以便与未执行成功的每个指令通信给重播队列。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式