专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08860507B2 Amplifier with gain circuit coupeld to primary coil of transformer 有权
标题翻译：具有增益电路的放大器耦合到变压器的初级线圈
公开(公告)号：US08860507B2
公开(公告)日：2014-10-14
申请号：US13615567
申请日：2012-09-13
申请人： Hsien-Ku Chen , Chia-Jun Chang , Ka-Un Chan , Ying-Hsi Lin
发明人： Hsien-Ku Chen , Chia-Jun Chang , Ka-Un Chan , Ying-Hsi Lin
IPC分类号： H03F3/45
CPC分类号： H03F3/45 , H03F1/223 , H03F3/195 , H03F3/26 , H03F3/45179 , H03F2200/294 , H03F2203/45394 , H03F2203/45621 , H03F2203/45638
摘要： An amplifier includes a transformer and a first stage gain circuit. The transformer includes a primary coil and a secondary coil. The primary coil is utilized for receiving an input signal. The first stage gain circuit has a first input port, which is coupled to the primary coil. The first stage gain circuit is utilized for gaining the input signal so as to generate a first output.
摘要翻译：放大器包括变压器和第一级增益电路。变压器包括初级线圈和次级线圈。初级线圈用于接收输入信号。第一级增益电路具有耦合到初级线圈的第一输入端口。第一级增益电路用于获得输入信号以产生第一输出。

2. 发明授权

US08198923B2 Harmonic suppression circuit, an injection-locked frequency divider circuit and associated methods 有权
标题翻译：谐波抑制电路，注入锁相分频电路及相关方法
公开(公告)号：US08198923B2
公开(公告)日：2012-06-12
申请号：US12165151
申请日：2008-06-30
申请人： Shey-Shi Lu , Hsien-Ku Chen
发明人： Shey-Shi Lu , Hsien-Ku Chen
IPC分类号： H03B19/06
CPC分类号： H03B19/14
摘要： The invention includes a harmonic suppression circuit, an injection-locked frequency divider circuit (ILFD) and associated methods. The harmonic suppression circuit comprises a source voltage, two suppression modules, two input terminals, two smoothed output terminals and a ground. The ILFD comprises a ground, an input transistor, an input terminal, two divider legs, two output terminals and a source voltage. The associated method to improve harmonic suppression comprises acts of synthesizing differential-phase signals and simultaneously suppressing second harmonics of in-phase signals. The method to extent an ILFD's locking range comprises acts of decreasing quality factor while keeping resonance frequency constant.
摘要翻译：本发明包括谐波抑制电路，注入锁定分频器电路（ILFD）和相关方法。谐波抑制电路包括源极电压，两个抑制模块，两个输入端子，两个平滑的输出端子和接地。 ILFD包括接地，输入晶体管，输入端子，两个分频器脚，两个输出端子和源极电压。改善谐波抑制的相关方法包括合成差分相位信号并同时抑制同相信号的二次谐波的动作。扩展ILFD锁定范围的方法包括降低质量因子的作用，同时保持共振频率不变。

3. 发明申请

US20120094620A1 DUAL MODE RF TRANSCEIVER AND RECEIVING METHOD OF THE SAME 有权
标题翻译：双模射频收发器及其接收方法
公开(公告)号：US20120094620A1
公开(公告)日：2012-04-19
申请号：US12960453
申请日：2010-12-03
申请人： Shey-Shi LU , Hsien-Ku CHEN
发明人： Shey-Shi LU , Hsien-Ku CHEN
IPC分类号： H04B1/38
CPC分类号： H04B1/30 , H04B1/0053 , H04B1/50
摘要： A dual mode RF transceiver is provided. The dual mode RF transceiver comprises an antenna, a differential low noise amplifier (LNA), a local oscillator and a dual mode differential mixer. The differential LNA receives an RF signal from the antenna to generate a differential amplified RF signal. The dual mode differential mixer comprises a switch module, a plurality of fundamental mixers and a plurality of sub-harmonic mixers. The fundamental mixers are activated in a first receiving mode to generate a first differential baseband signal according to a multiphase local oscillating (LO) signal from the local oscillator and the differential amplified RF signal. The sub-harmonic mixers are activated in a second receiving mode to generate a second differential baseband signal according to the multiphase LO signal from the local oscillator and the differential amplified RF signal. An RF signal receiving method is disclosed herein as well.
摘要翻译：提供双模RF收发器。双模RF收发器包括天线，差分低噪声放大器（LNA），本地振荡器和双模式差分混频器。差分LNA从天线接收RF信号以产生差分放大RF信号。双模差分混频器包括开关模块，多个基本混频器和多个次谐波混频器。基本混频器在第一接收模式下被激活，以根据来自本地振荡器和差分放大RF信号的多相本地振荡（LO）信号产生第一差分基带信号。子谐波混频器在第二接收模式下被激活，以根据来自本地振荡器的多相LO信号和差分放大的RF信号产生第二差分基带信号。本文还公开了RF信号接收方法。

4. 发明申请

US20130278320A1 MIXER FOR MIXING INPUT SIGNAL WITH MULTIPLE OSCILLATING SIGNALS HAVING DIFFERENT PHASES AND RELATED MIXING METHOD THEREOF 审中-公开
标题翻译：用于混合输入信号的混合器与具有不同相位的多个振荡信号及其相关的混合方法
公开(公告)号：US20130278320A1
公开(公告)日：2013-10-24
申请号：US13609288
申请日：2012-09-11
申请人： Hsien-Ku Chen , Chia-Jun Chang , Ka-Un Chan , Ying-Hsi Lin
发明人： Hsien-Ku Chen , Chia-Jun Chang , Ka-Un Chan , Ying-Hsi Lin
IPC分类号： G06G7/12
CPC分类号： H03D7/1441 , H03D7/1458
摘要： A mixer includes a transformer and a mixing circuit. The transformer is employed for receiving an input signal to generate a differential output. The mixing circuit is coupled to the transformer, and employed for mixing the differential output with N oscillating signals having different phases to generate a plurality of mixed output signals, wherein N is greater than 2.
摘要翻译：混合器包括变压器和混合电路。变压器用于接收输入信号以产生差分输出。混合电路耦合到变压器，并用于将差分输出与具有不同相位的N个振荡信号混合以产生多个混合输出信号，其中N大于2。

5. 发明授权

US08354867B2 Phase-locked loop circuit and an associated method 有权
标题翻译：锁相环电路及相关方法
公开(公告)号：US08354867B2
公开(公告)日：2013-01-15
申请号：US12718291
申请日：2010-03-05
申请人： Shey-Shi Lu , Hsien-Ku Chen
发明人： Shey-Shi Lu , Hsien-Ku Chen
IPC分类号： H03D9/00 , G01R25/00 , H03L7/06 , H03L7/00
CPC分类号： H03L7/0814 , H03L7/085 , H03L7/23
摘要： The present invention relates to a PLL circuit and an associated method that allows the PLL circuit to operate at a higher operating frequency with a wider bandwidth and a better out-band noise suppression. The PLL circuit comprises a delay locked loop (DLL), a phase-frequency detector (PFD), a loop filter, a voltage controlled oscillator (VCO) and a frequency divider.
摘要翻译：本发明涉及一种PLL电路和相关方法，其允许PLL电路在更宽的带宽和更好的带外噪声抑制的较高工作频率下工作。 PLL电路包括延迟锁定环（DLL），相位频率检测器（PFD），环路滤波器，压控振荡器（VCO）和分频器。

6. 发明申请

US20090261868A1 HARMONIC SUPPRESSION CIRCUIT, AN INJECTION-LOCKED FREQUENCY DIVIDER CIRCUIT AND ASSOCIATED METHODS 有权
标题翻译：谐波抑制电路，注射锁频分路电路及相关方法
公开(公告)号：US20090261868A1
公开(公告)日：2009-10-22
申请号：US12165151
申请日：2008-06-30
申请人： Shey-Shi Lu , Hsien-Ku Chen
发明人： Shey-Shi Lu , Hsien-Ku Chen
IPC分类号： H03B19/12 , H03B1/04
CPC分类号： H03B19/14
摘要： The invention includes a harmonic suppression circuit, an injection-locked frequency divider circuit (ILFD) and associated methods. The harmonic suppression circuit comprises a source voltage, two suppression modules, two input terminals, two smoothed output terminals and a ground. The ILFD comprises a ground, an input transistor, an input terminal, two divider legs, two output terminals and a source voltage. The associated method to improve harmonic suppression comprises acts of synthesizing differential-phase signals and simultaneously suppressing second harmonics of in-phase signals. The method to extent an ILFD's locking range comprises acts of decreasing quality factor while keeping resonance frequency constant.
摘要翻译：本发明包括谐波抑制电路，注入锁定分频器电路（ILFD）和相关方法。谐波抑制电路包括源极电压，两个抑制模块，两个输入端子，两个平滑的输出端子和接地。 ILFD包括接地，输入晶体管，输入端子，两个分频器脚，两个输出端子和源极电压。改善谐波抑制的相关方法包括合成差分相位信号并同时抑制同相信号的二次谐波的动作。扩展ILFD锁定范围的方法包括降低质量因子的作用，同时保持共振频率不变。

7. 发明申请

US20090121791A1 WIDEBAND LOW NOISE AMPLIFIERS 失效
标题翻译：宽带低噪声放大器
公开(公告)号：US20090121791A1
公开(公告)日：2009-05-14
申请号：US12030808
申请日：2008-02-13
申请人： Shey-Shi LU , Hsien-Ku CHEN
发明人： Shey-Shi LU , Hsien-Ku CHEN
IPC分类号： H03F3/68
CPC分类号： H03F1/42 , H03F1/223 , H03F3/193 , H03F3/60 , H03F3/605 , H03F2200/108 , H03F2200/243 , H03F2200/294 , H03F2200/36 , H03F2200/451
摘要： A wideband low noise amplifier. The wideband low noise amplifier comprises an amplifier, an output device, and an inductor. The amplifier amplifies an input signal received from an input node, and outputs the amplified signal to an output node. The output device is coupled to a first voltage and the output node. The peaking inductor is coupled between the amplifier and the output device.
摘要翻译：宽带低噪声放大器。宽带低噪声放大器包括放大器，输出装置和电感器。放大器放大从输入节点接收的输入信号，并将放大的信号输出到输出节点。输出装置耦合到第一电压和输出节点。峰值电感耦合在放大器和输出装置之间。

8. 发明授权

US08922450B2 Signal converting circuit capable of reducing/avoiding signal leakage and related signal converting method 有权
标题翻译：能够减少/避免信号泄漏的信号转换电路及相关的信号转换方法
公开(公告)号：US08922450B2
公开(公告)日：2014-12-30
申请号：US13612851
申请日：2012-09-13
申请人： Hsien-Ku Chen , Chia-Jun Chang , Ka-Un Chan , Ying-Hsi Lin
发明人： Hsien-Ku Chen , Chia-Jun Chang , Ka-Un Chan , Ying-Hsi Lin
IPC分类号： H01Q1/50
CPC分类号： H01Q1/50
摘要： A signal converting circuit includes: a first switching circuit; a second switching circuit; and a first balance-unbalance circuit (Balun) having a first signal terminal coupled to an antenna, a second signal terminal coupled to the first switching circuit, and a third signal terminal coupled to the second switching circuit; wherein when the first balance-unbalance circuit operates in a first signal converting mode, the first switching circuit and the second switching circuit are arranged to couple the second signal terminal and the third signal terminal, respectively, to a first signal processing circuit, and when the first balance-unbalance circuit does not operate in the first signal converting mode, the first switching circuit and the second switching circuit are arranged to couple the second signal terminal and the third signal terminal, respectively, to a reference voltage.
摘要翻译：信号转换电路包括：第一开关电路; 第二开关电路; 以及第一平衡不平衡电路（Balun），其具有耦合到天线的第一信号端子，耦合到所述第一开关电路的第二信号端子和耦合到所述第二开关电路的第三信号端子; 其中当所述第一平衡不平衡电路以第一信号转换模式工作时，所述第一开关电路和所述第二开关电路分别被布置成将所述第二信号端和所述第三信号端耦合到第一信号处理电路，并且当第一平衡不平衡电路在第一信号转换模式中不工作，第一开关电路和第二开关电路分别被布置成将第二信号端子和第三信号端子耦合到参考电压。

9. 发明申请

US20130307620A1 SIGNAL AMPLIFYING CIRCUIT WITH REDUCED OUTPUT SIGNAL NOISE BY INTRODUCING COUPLING EFFECT AND RELATED METHOD THEREOF 有权
标题翻译：通过引入耦合效应的减少输出信号噪声的信号放大电路及其相关方法
公开(公告)号：US20130307620A1
公开(公告)日：2013-11-21
申请号：US13607830
申请日：2012-09-10
申请人： Hsien-Ku Chen , Chia-Jun Chang , Ka-Un Chan , Ying-Hsi Lin
发明人： Hsien-Ku Chen , Chia-Jun Chang , Ka-Un Chan , Ying-Hsi Lin
IPC分类号： H03G3/30 , H03F3/45
CPC分类号： H03F3/45 , H03F1/223 , H03F3/45179 , H03F2200/294 , H03F2203/45562 , H03F2203/45638
摘要： A signal amplifying circuit includes: an input stage circuit, arranged to receive an input signal; a first inductive device coupled between the input stage circuit and a first reference voltage; an output stage circuit arranged to generate an output signal according to the input signal; and a second inductive device coupled between the output stage circuit and a second reference voltage, wherein at least a part of a winding of the first inductive element is cross-coupled to at least a part of a winding of the second inductive element.
摘要翻译：信号放大电路包括：输入级电路，用于接收输入信号; 耦合在所述输入级电路和第一参考电压之间的第一感应器件; 布置成根据输入信号产生输出信号的输出级电路; 以及耦合在所述输出级电路和第二参考电压之间的第二感应器件，其中所述第一电感元件的绕组的至少一部分与所述第二电感元件的绕组的至少一部分交叉耦合。

10. 发明授权

US08339211B2 Voltage-controlled oscillator 有权
公开(公告)号：US08339211B2
公开(公告)日：2012-12-25
申请号：US13067903
申请日：2011-07-06
申请人： Shey-Shi Lu , Hsien-Ku Chen
发明人： Shey-Shi Lu , Hsien-Ku Chen
IPC分类号： H03B5/08
CPC分类号： H03B5/1228 , H03B5/1212 , H03B5/1243 , H03B27/00 , H03B2200/0078
摘要： This invention provides a voltage-controlled oscillator, comprising a first voltage-controlled oscillator circuit and a second voltage-controlled oscillator circuit. The first voltage-controlled oscillator circuit comprises a plurality of inductors, a plurality of variable capacitors, and a plurality of MOS transistors. The circuit configuration of the second voltage-controlled oscillator circuit is symmetrical to that of the first voltage-controlled oscillator circuit. The inductors of the first voltage-controlled oscillator circuit are cross-coupled to the inductors of the second voltage-controlled oscillator circuit.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式