会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明申请
    • SEMICONDUCTOR MEMORY DEVICE
    • 半导体存储器件
    • US20110222351A1
    • 2011-09-15
    • US13114952
    • 2011-05-24
    • Hiroshi MAWATARI
    • Hiroshi MAWATARI
    • G11C16/10
    • G11C16/3454G11C16/0433
    • A semiconductor memory device comprises memory cells which includes a selection transistor and a memory transistor; selection gate lines coupled to a gate of the selection transistor; control gate lines coupled to the control gate of the memory transistor; source lines coupled to a source of the memory transistor; bit lines coupled to the selection transistor; a selection gate line driver circuit; a control gate line driver circuit; and a source line driver circuit, wherein the selection gate line driver circuit comprises a first transistor including a first gate insulation film and drives the selection gate line with a first driving voltage, and the control gate line driver circuit and the source line driver circuit comprises a second transistor including second gate insulation films and drives the control gate line and the source line with a boost voltage higher than the first driving voltage.
    • 半导体存储器件包括包括选择晶体管和存储晶体管的存储单元; 选择栅极线耦合到选择晶体管的栅极; 耦合到存储晶体管的控制栅极的控制栅极线; 源极线耦合到存储晶体管的源极; 耦合到选择晶体管的位线; 选择栅极线驱动电路; 控制栅线驱动电路; 以及源极线驱动电路,其中所述选择栅极线驱动电路包括第一晶体管,所述第一晶体管包括第一栅极绝缘膜,并以第一驱动电压驱动所述选择栅极线,并且所述控制栅线驱动电路和所述源极线驱动电路包括 第二晶体管,包括第二栅极绝缘膜,并以比第一驱动电压高的升压电压驱动控制栅线和源极线。
    • 4. 发明授权
    • Semiconductor memory device
    • 半导体存储器件
    • US07986561B2
    • 2011-07-26
    • US12388873
    • 2009-02-19
    • Hiroshi Mawatari
    • Hiroshi Mawatari
    • G11C11/34G11C16/06
    • G11C16/3454G11C16/0433
    • A semiconductor memory device comprises memory cells which includes a selection transistor and a memory transistor; selection gate lines coupled to a gate of the selection transistor; control gate lines coupled to the control gate of the memory transistor; source lines coupled to a source of the memory transistor; bit lines coupled to the selection transistor; a selection gate line driver circuit; a control gate line driver circuit; and a source line driver circuit, wherein the selection gate line driver circuit comprises a first transistor including a first gate insulation film and drives the selection gate line with a first driving voltage, and the control gate line driver circuit and the source line driver circuit comprise a second transistor including second gate insulation films and drive the control gate line and the source line with a boost voltage higher than the first driving voltage.
    • 半导体存储器件包括包括选择晶体管和存储晶体管的存储单元; 选择栅极线耦合到选择晶体管的栅极; 耦合到存储晶体管的控制栅极的控制栅极线; 源极线耦合到存储晶体管的源极; 耦合到选择晶体管的位线; 选择栅极线驱动电路; 控制栅线驱动电路; 以及源极线驱动电路,其中所述选择栅线驱动电路包括第一晶体管,所述第一晶体管包括第一栅极绝缘膜,并以第一驱动电压驱动所述选择栅极线,并且所述控制栅线驱动电路和所述源极线驱动电路包括 第二晶体管,包括第二栅极绝缘膜,并以比第一驱动电压高的升压电压驱动控制栅线和源极线。
    • 5. 发明授权
    • Voltage level converting circuit
    • 电压电平转换电路
    • US06559691B2
    • 2003-05-06
    • US09966086
    • 2001-10-01
    • Hiroshi MawatariMotoko Tanishima
    • Hiroshi MawatariMotoko Tanishima
    • H03B100
    • H03K19/018521G11C5/145H03K19/01721
    • An Nch-Tr having a gate connected to an input terminal and an Nch-Tr having a gate connected to an output signal voltage supply terminal through a Pch-Tr are connected to an output terminal for outputting an output signal carrying a second voltage level. In changing the output signal from a high level to a low level in accordance with a change of an input signal carrying a first voltage level, both the Nch-Trs are initially turned ON to lower the voltage of the output signal, and then the Nch-Tr having its gate connected to the output signal voltage supply terminal through the Pch-Tr is brought into a high ON state (a state of higher driving power) to turn the voltage of the output signal to the low level, so that the output signal can be changed quickly by a simple circuit configuration.
    • 具有连接到输入端子的栅极的Nch-Tr和具有通过Pch-Tr连接到输出信号电压供应端子的栅极的Nch-Tr连接到用于输出携带第二电压电平的输出信号的输出端子。 根据具有第一电压电平的输入信号的变化,将输出信号从高电平变为低电平,两个Nch-Tr最初都导通以降低输出信号的电压,然后Nch 其栅极通过Pch-Tr与输出信号电压供给端连接的栅极进入高导通状态(较高驱动功率的状态),将输出信号的电压转换为低电平,使得输出 信号可以通过简单的电路配置快速更换。
    • 6. 发明申请
    • Nonvolatile semiconductor memory
    • 非易失性半导体存储器
    • US20070133303A1
    • 2007-06-14
    • US11607090
    • 2006-12-01
    • Hiroshi MawatariNorito HibinoNaoto Emi
    • Hiroshi MawatariNorito HibinoNaoto Emi
    • G11C11/34
    • G11C16/26
    • Nonvolatile evaluation memory cells are programmed to be a plurality of different values in advance, respectively. An internal voltage generating circuit can change the value of an internal voltage according to adjusting signals. To make the internal voltage close to its expected value,- a voltage adjusting circuit outputs adjusting signals in accordance with cell currents that flow through the evaluation memory cells, respectively, in a read operation on the evaluation memory cells. As a result, the interval voltage that is shifted from its expected value due to variations in manufacturing conditions can automatically be set to the expected value by using the adjusting signals. Since an internal circuit operates on a correct internal voltage, operation margins can be increased. The yield of a nonvolatile semiconductor memory can thus be increased.
    • 非易失性评估存储单元分别被预先编程为多个不同的值。 内部电压产生电路可以根据调整信号改变内部电压的值。 为了使内部电压接近其预期值, - 电压调整电路根据在评估存储器单元上的读取操作中分别流过评估存储器单元的单元电流输出调整信号。 结果,由于制造条件的变化而从其期望值偏移的间隔电压可以通过使用调整信号而被自动设定为期望值。 由于内部电路工作在正确的内部电压,因此可以增加操作余量。 因此可以提高非易失性半导体存储器的产量。
    • 9. 发明申请
    • SEMICONDUCTOR MEMORY DEVICE
    • 半导体存储器件
    • US20090219762A1
    • 2009-09-03
    • US12388873
    • 2009-02-19
    • Hiroshi MAWATARI
    • Hiroshi MAWATARI
    • G11C16/06
    • G11C16/3454G11C16/0433
    • A semiconductor memory device comprises memory cells which includes a selection transistor and a memory transistor; selection gate lines coupled to a gate of the selection transistor; control gate lines coupled to the control gate of the memory transistor; source lines coupled to a source of the memory transistor; bit lines coupled to the selection transistor; a selection gate line driver circuit; a control gate line driver circuit; and a source line driver circuit, wherein the selection gate line driver circuit comprises a first transistor including a first gate insulation film and drives the selection gate line with a first driving voltage, and the control gate line driver circuit and the source line driver circuit comprise a second transistor including second gate insulation films and drive the control gate line and the source line with a boost voltage higher than the first driving voltage.
    • 半导体存储器件包括包括选择晶体管和存储晶体管的存储单元; 选择栅极线耦合到选择晶体管的栅极; 耦合到存储晶体管的控制栅极的控制栅极线; 源极线耦合到存储晶体管的源极; 耦合到选择晶体管的位线; 选择栅极线驱动电路; 控制栅线驱动电路; 以及源极线驱动电路,其中所述选择栅线驱动电路包括第一晶体管,所述第一晶体管包括第一栅极绝缘膜,并以第一驱动电压驱动所述选择栅极线,并且所述控制栅线驱动电路和所述源极线驱动电路包括 第二晶体管,包括第二栅极绝缘膜,并以比第一驱动电压高的升压电压驱动控制栅线和源极线。