会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明授权
    • Method and infrastructure for cycle-reproducible simulation on large scale digital circuits on a coordinated set of field-programmable gate arrays (FPGAs)
    • 在一组协调的现场可编程门阵列(FPGA)上的大规模数字电路上进行循环再现仿真的方法和基础设施,
    • US08640070B2
    • 2014-01-28
    • US12941834
    • 2010-11-08
    • Sameh W AsaadRalph E BellofattoBernard BrezzoCharles L HaymesMohit KapurBenjamin D ParkerThomas RoewerJose A Tierno
    • Sameh W AsaadRalph E BellofattoBernard BrezzoCharles L HaymesMohit KapurBenjamin D ParkerThomas RoewerJose A Tierno
    • G06F17/50
    • G06F1/10G06F1/06G06F17/5027H03K19/17736
    • A plurality of target field programmable gate arrays are interconnected in accordance with a connection topology and map portions of a target system. A control module is coupled to the plurality of target field programmable gate arrays. A balanced clock distribution network is configured to distribute a reference clock signal, and a balanced reset distribution network is coupled to the control module and configured to distribute a reset signal to the plurality of target field programmable gate arrays. The control module and the balanced reset distribution network are cooperatively configured to initiate and control a simulation of the target system with the plurality of target field programmable gate arrays. A plurality of local clock control state machines reside in the target field programmable gate arrays. The local clock control state machines are coupled to the balanced clock distribution network and obtain the reference clock signal therefrom. The plurality of local clock control state machines are configured to generate a set of synchronized free-running and stoppable clocks to maintain cycle-accurate and cycle-reproducible execution of the simulation of the target system. A method is also provided.
    • 多个目标现场可编程门阵列根据目标系统的连接拓扑和地图部分互连。 控制模块耦合到多个目标现场可编程门阵列。 平衡时钟分配网络被配置为分配参考时钟信号,并且平衡复位分配网络耦合到控制模块并且被配置为将复位信号分配给多个目标现场可编程门阵列。 控制模块和平衡复位分配网络协同配置以启动和控制目标系统与多个目标现场可编程门阵列的模拟。 多个本地时钟控制状态机驻留在目标现场可编程门阵列中。 本地时钟控制状态机耦合到平衡时钟分配网络并从其获得参考时钟信号。 多个本地时钟控制状态机被配置为生成一组同步的自由运行和可停止时钟,以维持目标系统的模拟的循环精确和循环可再现的执行。 还提供了一种方法。
    • 5. 发明申请
    • WIRE LIKE LINK FOR CYCLE REPRODUCIBLE AND CYCLE ACCURATE HARDWARE ACCELERATOR
    • 绕线循环可循环硬件加速器
    • US20130170525A1
    • 2013-07-04
    • US13342128
    • 2012-01-02
    • Sameh AsaadMohit KapurBenjamin D. Parker
    • Sameh AsaadMohit KapurBenjamin D. Parker
    • H04B1/38
    • G06F17/5027
    • First and second field programmable gate arrays are provided which implement first and second blocks of a circuit design to be simulated. The field programmable gate arrays are operated at a first clock frequency and a wire like link is provided to send a plurality of signals between them. The wire like link includes a serializer, on the first field programmable gate array, to serialize the plurality of signals; a deserializer on the second field programmable gate array, to deserialize the plurality of signals; and a connection between the serializer and the deserializer. The serializer and the deserializer are operated at a second clock frequency, greater than the first clock frequency, and the second clock frequency is selected such that latency of transmission and reception of the plurality of signals is less than the period corresponding to the first clock frequency.
    • 提供了第一和第二现场可编程门阵列,其实现要被仿真的电路设计的第一和第二块。 现场可编程门阵列以第一时钟频率操作,并且提供线状链路以在它们之间发送多个信号。 线状链路包括在第一现场可编程门阵列上串行化串行化多个信号的串行器; 第二现场可编程门阵列上的解串器,用于反序列化所述多个信号; 以及序列化器和解串器之间的连接。 串行器和解串器以大于第一时钟频率的第二时钟频率操作,并且选择第二时钟频率使得多个信号的发送和接收的延迟小于对应于第一时钟频率的周期 。
    • 6. 发明授权
    • Methods and apparatus for clock synchronization and data recovery in a receiver
    • 接收机中时钟同步和数据恢复的方法和装置
    • US07602869B2
    • 2009-10-13
    • US11193868
    • 2005-07-29
    • Azita Emami-NeyestanakMounir MeghelliBenjamin D. ParkerSergey V. RylovAlexander V. RylyakovJose A. Tierno
    • Azita Emami-NeyestanakMounir MeghelliBenjamin D. ParkerSergey V. RylovAlexander V. RylyakovJose A. Tierno
    • H04L7/00
    • H04L7/0337
    • Clock synchronization and data recovery techniques are disclosed. For example, a technique for synchronizing a clock for use in recovering received data comprises the following steps/operations. A first clock (e.g., a data clock) is set for a first sampling cycle to a first phase position within a given unit interval in the received data. A second clock (e.g., a sweep clock) is swept through other phase positions with respect to the first phase position such that a transition from the given unit interval to another unit interval in the received data is determined. A sampling point is determined based on measurements at the phase positions associated with the second clock. The second clock is set to the phase position corresponding to the sampling point such that data may be recovered at that sampling point. Further, for a next sampling cycle, the first clock may be used to sweep through phase positions with respect to the set phase position of the second clock corresponding to the sampling point in the first sampling cycle such that a next sampling point may be determined.
    • 公开了时钟同步和数据恢复技术。 例如,用于同步用于恢复接收到的数据的时钟的技术包括以下步骤/操作。 将第一时钟(例如,数据时钟)设置为在接收到的数据中的给定单位间隔内的第一相位位置的第一采样周期。 第二时钟(例如,扫描时钟)相对于第一相位位置扫过其它相位位置,从而确定从接收到的数据中的给定单位间隔到另一个单位间隔的转变。 基于与第二时钟相关联的相位位置处的测量来确定采样点。 将第二时钟设置为对应于采样点的相位位置,使得可以在该采样点恢复数据。 此外,对于下一采样周期,可以使用第一时钟相对于与第一采样周期中的采样点对应的第二时钟的设置相位位置扫描相位位置,使得可以确定下一采样​​点。
    • 9. 发明授权
    • Wire like link for cycle reproducible and cycle accurate hardware accelerator
    • 线条链接循环可再现和循环精确的硬件加速器
    • US09002693B2
    • 2015-04-07
    • US13342128
    • 2012-01-02
    • Sameh AsaadMohit KapurBenjamin D. Parker
    • Sameh AsaadMohit KapurBenjamin D. Parker
    • G06F17/50
    • G06F17/5027
    • First and second field programmable gate arrays are provided which implement first and second blocks of a circuit design to be simulated. The field programmable gate arrays are operated at a first clock frequency and a wire like link is provided to send a plurality of signals between them. The wire like link includes a serializer, on the first field programmable gate array, to serialize the plurality of signals; a deserializer on the second field programmable gate array, to deserialize the plurality of signals; and a connection between the serializer and the deserializer. The serializer and the deserializer are operated at a second clock frequency, greater than the first clock frequency, and the second clock frequency is selected such that latency of transmission and reception of the plurality of signals is less than the period corresponding to the first clock frequency.
    • 提供了第一和第二现场可编程门阵列,其实现要被模拟的电路设计的第一和第二块。 现场可编程门阵列以第一时钟频率操作,并且提供线状链路以在它们之间发送多个信号。 线状链路包括在第一现场可编程门阵列上串行化串行化多个信号的串行器; 第二现场可编程门阵列上的解串器,用于反序列化所述多个信号; 以及序列化器和解串器之间的连接。 串行器和解串器以大于第一时钟频率的第二时钟频率操作,并且选择第二时钟频率使得多个信号的发送和接收的延迟小于对应于第一时钟频率的周期 。