专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

31. 发明申请

US20060134906A1 Post-ESL porogen burn-out for copper ELK integration 有权
标题翻译：用于铜ELK整合的后ESL致孔剂烧尽
公开(公告)号：US20060134906A1
公开(公告)日：2006-06-22
申请号：US11020372
申请日：2004-12-22
申请人： Yung-Cheng Lu , Ying-Tsung Chen , Zhen-Cheng Wu , Pi-Tsung Chen
发明人： Yung-Cheng Lu , Ying-Tsung Chen , Zhen-Cheng Wu , Pi-Tsung Chen
IPC分类号： H01L21/76
CPC分类号： H01L21/7682 , H01L21/02126 , H01L21/02203 , H01L21/02282 , H01L21/02304 , H01L21/0234 , H01L21/02362 , H01L21/3122 , H01L21/3148 , H01L21/31695 , H01L21/76807 , H01L21/76834 , H01L21/76843 , H01L21/76846 , H01L21/7685 , H01L2221/1047
摘要： A method of manufacturing a semiconductor device having a porous, low-k dielectric layer is provided. A preferred embodiment comprises the steps of forming a porogen-containing, low-k dielectric layer, in the damascene process. In preferred embodiments, pore generation, by e-beam porogen degradation, occurs after the steps of CMP planarizing the damascene copper conductor and depositing a semipermeable cap layer. In alternative embodiments, the cap layer consists essentially of silicon carbide, silicon nitride, Co, W, Al, Ta, Ti, Ni, Ru, and combinations thereof. The semipermeable cap layer is preferably deposited under PECVD conditions such that the cap layer is sufficiently permeable to enable removal of porogen degradation by-products. Preferred embodiments further include an in-situ N2/NH3 treatment before depositing the semipermeable cap layer.
摘要翻译：提供一种制造具有多孔低k电介质层的半导体器件的方法。优选的实施方案包括在镶嵌工艺中形成含致孔剂的低k电介质层的步骤。在优选的实施方案中，通过电子束致孔剂降解的孔产生在CMP平坦化镶嵌铜导体并沉积半透膜盖层的步骤之后发生。在替代实施例中，盖层基本上由碳化硅，氮化硅，Co，W，Al，Ta，Ti，Ni，Ru及其组合组成。半透膜盖层优选在PECVD条件下沉积，使得盖层具有足够的可渗透性以能够除去致孔剂降解副产物。优选实施方案还包括在沉积半透膜盖层之前的原位N 2 / NH 3 N 3处理。

32. 发明授权

US07056826B2 Method of forming copper interconnects 失效
标题翻译：形成铜互连的方法
公开(公告)号：US07056826B2
公开(公告)日：2006-06-06
申请号：US10337684
申请日：2003-01-07
申请人： Zhen-Cheng Wu , Yung-Cheng Lu , Ying-Tsung Chen , Syun-Ming Jang
发明人： Zhen-Cheng Wu , Yung-Cheng Lu , Ying-Tsung Chen , Syun-Ming Jang
IPC分类号： H01L21/4763
CPC分类号： H01L23/5226 , H01L21/76807 , H01L21/76829 , H01L21/76831 , H01L21/76832 , H01L21/76834 , H01L21/7684 , H01L23/53238 , H01L23/53295 , H01L2924/0002 , H01L2924/00
摘要： A method of forming copper interconnects for an integrated circuit is provided. An antireflective coating layer is formed over an insulating layer formed over a semiconductor substrate. An interconnect pattern is patterned and etched into said insulating layer. A diffusion barrier layer is then conformally deposited in a deposition chamber along the etched interconnect pattern, wherein the antireflective coating is removed in said chamber before deposition of the barrier layer. Copper interconnects are then formed in the interconnect pattern etched in the insulating layer.
摘要翻译：提供一种形成用于集成电路的铜互连的方法。在半导体衬底上形成的绝缘层上形成抗反射涂层。将互连图案图案化并蚀刻到所述绝缘层中。然后沿着蚀刻的互连图案将扩散阻挡层共形沉积在沉积室中，其中在沉积阻挡层之前在所述室中去除抗反射涂层。然后在绝缘层中蚀刻的互连图案中形成铜互连。

33. 发明申请

US20050236694A1 Silicon oxycarbide and silicon carbonitride based materials for MOS devices 有权
标题翻译：用于MOS器件的碳氧化硅和碳氮化硅基材料
公开(公告)号：US20050236694A1
公开(公告)日：2005-10-27
申请号：US10895514
申请日：2004-07-21
申请人： Zhen-Cheng Wu , H. Tsai , Da-Wen Lin , Weng Chang , Shwang-Ming Cheng , Mong Liang
发明人： Zhen-Cheng Wu , H. Tsai , Da-Wen Lin , Weng Chang , Shwang-Ming Cheng , Mong Liang
IPC分类号： H01L21/31 , H01L21/314 , H01L21/316 , H01L21/336 , H01L21/768 , H01L23/31 , H01L23/58 , H01L29/49
CPC分类号： H01L29/4983 , H01L21/02126 , H01L21/02167 , H01L21/022 , H01L21/02211 , H01L21/02274 , H01L21/314 , H01L21/3148 , H01L21/31633 , H01L21/76829 , H01L21/76832 , H01L21/76834 , H01L23/3192 , H01L29/665 , H01L29/66628 , H01L29/66636 , H01L2924/0002 , H01L2924/19041 , H01L2924/00
摘要： In the preferred embodiment, a gate dielectric and an electrode are formed on a substrate. A pair of spacers is formed along opposite sidewalls of the gate electrode and the gate dielectric. Spacers are preferably formed of SiCO based material or SiCN based material. The source and drain are then formed. A contact etch stop (CES) layer is formed on the source/drain regions and the spacers. The CES layer is preferably formed of SiCO based material or SiCN based material. An Inter-Level Dielectric (ILD) is then formed on the CES layer.
摘要翻译：在优选实施例中，在基板上形成栅极电介质和电极。在栅电极和栅极电介质的相对侧壁上形成一对间隔物。间隔物优选由SiCO基材料或SiCN基材料形成。然后形成源极和漏极。在源极/漏极区域和间隔物上形成接触蚀刻停止层（CES）层。 CES层优选由SiCO基材料或SiCN基材料形成。然后在CES层上形成级间介质（ILD）。

34. 发明授权

US06878621B2 Method of fabricating barrierless and embedded copper damascene interconnects 失效
标题翻译：制造无障碍和嵌入铜大马士革互连的方法
公开(公告)号：US06878621B2
公开(公告)日：2005-04-12
申请号：US10346382
申请日：2003-01-17
申请人： Zhen-Cheng Wu , Lain-Jong Li , Yung-Chen Lu , Syun-Ming Jang
发明人： Zhen-Cheng Wu , Lain-Jong Li , Yung-Chen Lu , Syun-Ming Jang
IPC分类号： H01L21/768 , H01L21/44 , H01L21/4763
CPC分类号： H01L21/76834 , H01L21/76832 , H01L21/76835 , H01L21/76885
摘要： A method for forming at least one barrierless, embedded metal structure comprising the following steps. A structure having a patterned dielectric layer formed thereover with at least one opening exposing at least one respective portion of the structure. Respective metal structures are formed within each respective opening. The first dielectric layer is removed to expose the top and at least a portion of the side walls of the respective at least one metal structure. A dielectric barrier layer is formed over the structure and the exposed top of the respective metal structure. A second, conformal dielectric layer is formed over the dielectric barrier layer to complete the respective barrierless at least one metal structure embedded within the second, conformal dielectric layer. The dielectric barrier layer preventing diffusion of the metal comprising the respective at least one metal structure into the second, conformal dielectric layer.
摘要翻译：一种形成至少一个无障碍嵌入金属结构的方法，包括以下步骤。具有形成在其上的图案化电介质层的结构，其中至少一个开口暴露出结构的至少一个相应部分。在每个相应的开口内形成相应的金属结构。去除第一电介质层以暴露相应的至少一个金属结构的顶部和至少一部分侧壁。介电阻挡层形成在相应的金属结构的结构和暴露的顶部上。在电介质阻挡层上方形成第二个保形介电层，以完成嵌入在第二保形电介质层内的相应无障碍的至少一个金属结构。电介质阻挡层防止包含相应的至少一种金属结构的金属扩散到第二保形电介质层中。

35. 发明授权

US08779281B2 Solar cell 有权
标题翻译：太阳能电池
公开(公告)号：US08779281B2
公开(公告)日：2014-07-15
申请号：US13100310
申请日：2011-05-04
申请人： Yen-Cheng Hu , Peng Chen , Tsung-Pao Chen , Shuo-Wei Liang , Zhen-Cheng Wu , Chien-Jen Chen
发明人： Yen-Cheng Hu , Peng Chen , Tsung-Pao Chen , Shuo-Wei Liang , Zhen-Cheng Wu , Chien-Jen Chen
IPC分类号： H01L31/00 , H01L31/0216 , H01L31/18
CPC分类号： H01L31/0264 , H01L31/02167 , H01L31/02168 , H01L31/18 , Y02E10/50
摘要： A solar cell includes a semi-conductive substrate, a doping layer, an anti-reflection layer, an electrode, a passivation stacked layer and a contact layer. The semi-conductive substrate has a front and a back surface. The doping layer is disposed on the front surface. The anti-reflection layer is disposed on the doping layer. The electrode is disposed on the anti-reflection layer and electrically connected to the doping layer. The passivation stacked layer is disposed on the back surface and has a first dielectric layer, a second dielectric layer and a middle dielectric layer sandwiched between the first and the second dielectric layer. The dielectric constant of the middle dielectric layer is substantially lower than the dielectric constant of the first dielectric layer and the dielectric constant of the second dielectric layer. The contact layer covers the passivation stacked layer and electrically contacts with the back surface of the semi-conductive substrate.
摘要翻译：太阳能电池包括半导体基板，掺杂层，抗反射层，电极，钝化堆叠层和接触层。半导体基板具有前表面和后表面。掺杂层设置在前表面上。抗反射层设置在掺杂层上。电极设置在抗反射层上并与掺杂层电连接。钝化堆叠层设置在背面上，并且具有夹在第一和第二电介质层之间的第一电介质层，第二电介质层和中间电介质层。中间介电层的介电常数基本上低于第一介电层的介电常数和第二介质层的介电常数。接触层覆盖钝化堆叠层并与半导体基板的背面电接触。

36. 发明申请

US20130192658A1 SOLAR PANEL MODULE 审中-公开
标题翻译：太阳能面板模块
公开(公告)号：US20130192658A1
公开(公告)日：2013-08-01
申请号：US13445922
申请日：2012-04-13
申请人： Huang-Chi Tseng , Chiuan-Ting Li , Wei-Jieh Lee , Chun-Ming Yang , Kuan-Wen Tung , Ming-Yuan Huang , Zhen-Cheng Wu
发明人： Huang-Chi Tseng , Chiuan-Ting Li , Wei-Jieh Lee , Chun-Ming Yang , Kuan-Wen Tung , Ming-Yuan Huang , Zhen-Cheng Wu
IPC分类号： H01L31/052
CPC分类号： H02S20/24 , F24S25/10 , F24S25/70 , H02S20/23 , Y02B10/12 , Y02E10/47
摘要： A solar panel module includes a solar panel, a supporting stand and a deflecting device. The supporting stand is structurally connected to the solar panel for supporting the solar panel. The solar panel is disposed inclinedly, and the solar panel has a tilt angle with respect to a horizontal plane. The deflecting device is disposed underneath the solar panel for deflecting wind blowing from lateral directions toward a wind exiting direction, which faces a bottom surface of the solar panel.
摘要翻译：太阳能电池板模块包括太阳能电池板，支撑架和偏转装置。支撑架结构上连接到用于支撑太阳能电池板的太阳能电池板。太阳能电池板倾斜地设置，太阳能电池板相对于水平面具有倾斜角。偏转装置设置在太阳能面板下方，用于将从侧向吹向风向风朝向太阳能电池板底面的风出风方向偏转。

37. 发明授权

US08338217B2 Method of fabricating a solar cell 有权
标题翻译：制造太阳能电池的方法
公开(公告)号：US08338217B2
公开(公告)日：2012-12-25
申请号：US13049886
申请日：2011-03-16
申请人： Yen-Cheng Hu , Cheng-Chang Kuo , Jun-Wei Chen , Hsin-Feng Li , Jen-Chieh Chen , Zhen-Cheng Wu
发明人： Yen-Cheng Hu , Cheng-Chang Kuo , Jun-Wei Chen , Hsin-Feng Li , Jen-Chieh Chen , Zhen-Cheng Wu
IPC分类号： H01L31/18
CPC分类号： H01L31/068 , H01L31/186 , Y02E10/547 , Y02P70/521
摘要： A method of fabricating a solar cell is provided. A first type semiconductor substrate having a first surface and a second surface is provided. A second type doped diffusion region is formed in parts of the first type semiconductor substrate. The second type doped diffusion region extends within the first type semiconductor substrate from the first surface. An anti-reflection coating (ARC) in contact with second type doped diffusion region is formed over the first surface. A conductive paste including conductive particles and dopant is formed over the ARC. A co-firing process for enabling the conductive paste to penetrate the ARC to form a first contact conductor embedded in the ARC is performed. During the co-firing process, the dopant diffuses into the second type doped diffusion region and a second type heavily doped diffusion region is formed. A second contact conductor is formed on the second surface.
摘要翻译：提供一种制造太阳能电池的方法。提供具有第一表面和第二表面的第一类型的半导体衬底。在第一类型半导体衬底的部分中形成第二类型的掺杂扩散区。第二类掺杂扩散区从第一表面在第一类型半导体衬底内延伸。在第一表面上形成与第二类掺杂扩散区接触的抗反射涂层（ARC）。在ARC上形成包括导电颗粒和掺杂剂的导电浆料。执行用于使导电浆料穿透ARC以形成嵌入ARC中的第一接触导体的共烧制方法。在共烧制过程中，掺杂剂扩散到第二类掺杂扩散区，形成第二类重掺杂扩散区。第二接触导体形成在第二表面上。

38. 发明授权

US08084328B2 Semiconductor device including I/O oxide nitrided core oxide on substrate 有权
标题翻译：在衬底上包括I / O氧化物氮化核心氧化物的半导体器件
公开(公告)号：US08084328B2
公开(公告)日：2011-12-27
申请号：US12923889
申请日：2010-10-13
申请人： Zhen-Cheng Wu , Yung-Cheng Lu , Pi-Tsung Chen , Ying-Tsung Chen
发明人： Zhen-Cheng Wu , Yung-Cheng Lu , Pi-Tsung Chen , Ying-Tsung Chen
IPC分类号： H01I21/8234
CPC分类号： H01L21/823462 , H01L27/088 , Y10S438/981
摘要： A semiconductor device includes a semiconductor substrate, wherein the semiconductor substrate includes a core area for core circuits and a peripheral area for peripheral circuits. The semiconductor device includes a core oxide on the semiconductor substrate in the core area, a portion of the core oxide being nitrided, a first polysilicon pattern on the core oxide, an I/O oxide including pure oxide on the semiconductor substrate in the peripheral area, and a second polysilicon pattern on the I/O oxide.
摘要翻译：半导体器件包括半导体衬底，其中半导体衬底包括用于核心电路的芯区域和用于外围电路的外围区域。半导体器件在核心区域中的半导体衬底上具有核心氧化物，核心氧化物的一部分被氮化，核心氧化物上的第一多晶硅图案，在周边区域中的半导体衬底上的纯氧化物的I / O氧化物，以及I / O氧化物上的第二多晶硅图案。

39. 发明申请

US20070249159A1 Method for forming dielectric film to improve adhesion of low-k film 有权
标题翻译：用于形成介电膜以改善低k膜的粘附性的方法
公开(公告)号：US20070249159A1
公开(公告)日：2007-10-25
申请号：US11409658
申请日：2006-04-24
申请人： Fang Tsai , I-I Chen , Zhen-Cheng Wu , Chih-Lung Lin , Tien-I Bao , Shwang-Ming Jeng , Chen-Hua Yu
发明人： Fang Tsai , I-I Chen , Zhen-Cheng Wu , Chih-Lung Lin , Tien-I Bao , Shwang-Ming Jeng , Chen-Hua Yu
IPC分类号： H01L21/4763
CPC分类号： H01L21/76832 , H01L21/76843
摘要： A semiconductor structure having improved adhesion between a low-k dielectric layer and the underlying layer and a method for forming the same are provided. The semiconductor substrate includes a dielectric layer over a semiconductor substrate, an adhesion layer on the dielectric layer wherein the adhesion layer comprises a transition sub-layer over an initial sub-layer, and wherein the transition sub-layer has a composition that gradually changes from a lower portion to an upper portion. A low-k dielectric layer is formed on the adhesion layer. Damascene openings are formed in the low-k dielectric layer. A top portion of the transition sub-layer has a composition substantially similar to a composition of the low-k dielectric layer. A bottom portion of the transition sub-layer has a composition substantially similar to a composition of the initial sub-layer.
摘要翻译：提供了具有改进的低k电介质层和下层之间的粘附性的半导体结构及其形成方法。所述半导体衬底包括半导体衬底上的电介质层，所述电介质层上的粘合层，其中所述粘合层包含初始子层上的过渡子层，并且其中所述过渡子层具有逐渐从下部到上部。在粘合层上形成低k电介质层。在低k电介质层中形成镶嵌开口。过渡子层的顶部具有与低k电介质层的组成基本相似的组成。过渡子层的底部具有与初始子层的组成基本相似的组成。

40. 发明申请

US20070054494A1 Method for planarizing semiconductor structures 有权
标题翻译：半导体结构平面化方法
公开(公告)号：US20070054494A1
公开(公告)日：2007-03-08
申请号：US11226979
申请日：2005-09-15
申请人： Ying-Tsung Chen , Yung-Cheng Lu , Zhen-Cheng Wu , Pi-Tsung Chen
发明人： Ying-Tsung Chen , Yung-Cheng Lu , Zhen-Cheng Wu , Pi-Tsung Chen
IPC分类号： H01L21/302 , H01L21/461
CPC分类号： H01L21/31053 , H01L22/20
摘要： A method for planarizing a semiconductor structure is disclosed. A semiconductor substrate having a first area in which one or more trenches are formed in a first pattern density, and a second area in which one or more trenches are formed in a second pattern density lower than the first pattern density, is provided. A first dielectric layer is formed above the semiconductor for covering the trenches in the first and second areas. A first chemical mechanical polishing is performed on the first dielectric layer using a predetermined type of slurry for reducing a thickness thereof. The first dielectric layer is then rinsed. A second chemical mechanical polishing is performed on the first dielectric layer using the predetermined type of slurry for further removing the first dielectric layer outside the trenches, thereby reducing a step height variation between surfaces of the first and second areas.
摘要翻译：公开了一种用于平面化半导体结构的方法。提供具有第一区域的半导体衬底，其中以第一图案密度形成一个或多个沟槽，以及第二区域，其中以比第一图案密度低的第二图案密度形成一个或多个沟槽。第一介电层形成在半导体上方，用于覆盖第一和第二区域中的沟槽。使用用于减小其厚度的预定类型的浆料在第一介电层上进行第一化学机械抛光。然后冲洗第一介电层。使用预定类型的浆料在第一介电层上进行第二化学机械抛光，用于进一步去除沟槽外的第一介电层，从而降低第一和第二区域的表面之间的台阶高度变化。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式