专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2018118344A1 AN AREA EFFICIENT ARCHITECTURE TO COMBINE OUTPUTS OF PARALLEL TRANSMIT SIGNAL PATHS 审中-公开
公开(公告)号：WO2018118344A1
公开(公告)日：2018-06-28
申请号：PCT/US2017/063325
申请日：2017-11-27
申请人： QUALCOMM INCORPORATED
发明人： CABANILLAS, Jose , CASSIA, Marco , TAI, Wei
IPC分类号： H03F1/02 , H03F3/195 , H03F3/24 , H03F3/68 , H03F3/72 , H03F1/56
CPC分类号： H03F1/0277 , H03F1/565 , H03F3/195 , H03F3/211 , H03F3/245 , H03F3/68 , H03F3/72 , H03F2200/111 , H03F2200/171 , H03F2200/222 , H03F2200/267 , H03F2200/318 , H03F2200/378 , H03F2200/387 , H03F2200/411 , H03F2200/429 , H03F2200/432 , H03F2200/451 , H03F2200/534 , H03F2200/537 , H03F2200/541 , H03F2203/21157 , H03F2203/7209 , H03F2203/7215 , H03F2203/7236 , H04B1/04 , H04B1/0483
摘要： Methods, devices, apparatuses, and systems provide an efficient architecture for multi-mode amplifier modules by combining components of parallel transmit paths and reducing the number of total components used in amplifier modules. One such an amplifier module, including a first transmit path connected in parallel to a second transmit path between an input of the amplifier module and an intermediate node. The amplifier module further includes a common path connected to the intermediate node and an output of the amplifier module. The common path includes one or more shared components for a signal routed through either the first and second transmit paths.

2. 发明申请

WO2016094786A1 DIGITAL PAYLOAD WITH VARIABLE HIGH POWER AMPLIFIERS 审中-公开
标题翻译：数字付费与可变大功率放大器
公开(公告)号：WO2016094786A1
公开(公告)日：2016-06-16
申请号：PCT/US2015/065223
申请日：2015-12-11
申请人： SPACE SYSTEMS/LORAL, LLC
发明人： GOETTLE JR., Peter Edward , HOEBER, Chris , STILES, William , BURR, Douglas G , SHOCKEY, Kathy
IPC分类号： H03F1/02 , H03F3/195 , H03F3/21 , H03F3/24 , H03F3/68 , H03F3/72 , H04L5/06
CPC分类号： H04B7/18513 , H03F1/0261 , H03F1/0277 , H03F3/195 , H03F3/211 , H03F3/245 , H03F3/68 , H03F3/72 , H03F2200/429 , H03F2203/7206 , H03F2203/7236 , H04B1/0458 , H04B7/0617 , H04B7/18515 , H04L5/06
摘要： A spacecraft includes a payload subsystem including a plurality of transmit antenna feeds, a digital channelizer, and a power amplification arrangement including a plurality of power amplifiers. The power amplification arrangement has at least one input communicatively coupled with an output of the digital channelizer and at least one output communicatively coupled with at least one of the plurality of transmit antenna feeds. A processor is configured to control the digital channelizer, and to adjust a saturated output power of at least one power amplifier of the plurality of power amplifiers in the power amplification arrangement.
摘要翻译：航天器包括有多个发射天线馈送的有效载荷子系统，数字信道发生器和包括多个功率放大器的功率放大装置。功率放大装置具有至少一个与数字信道发射器的输出通信耦合的输入，以及至少一个与多个发射天线馈送中的至少一个通信地耦合的输出。处理器被配置为控制数字信道化器，并且调整功率放大装置中的多个功率放大器中的至少一个功率放大器的饱和输出功率。

3. 发明申请

WO2014182362A1 BROADBAND POWER AMPLIFIER HAVING HIGH EFFICIENCY 审中-公开
标题翻译：宽带功率放大器具有高效率
公开(公告)号：WO2014182362A1
公开(公告)日：2014-11-13
申请号：PCT/US2014/018925
申请日：2014-02-27
申请人： RAYTHEON COMPANY
发明人： AUST, Timothy D.
IPC分类号： H03F3/24
CPC分类号： H01F27/40 , H01F27/2823 , H01F27/29 , H03F1/565 , H03F3/193 , H03F3/211 , H03F3/217 , H03F3/2178 , H03F3/245 , H03F3/601 , H03F3/604 , H03F2200/297 , H03F2200/301 , H03F2200/306 , H03F2200/321 , H03F2200/387 , H03F2200/39 , H03F2200/391 , H03F2200/393 , H03F2200/399 , H03F2200/423 , H03F2200/429 , H03F2200/451 , H03F2200/541
摘要： A wideband power amplifier module includes a plurality of switch mode amplifiers and a plurality of impedance amplifier modules. Each switch mode amplifier includes an input to receive an input signal, and an RF output to output an RF power signal. The switch mode amplifier includes at least one semiconductor switch formed from gallium nitride (GaN). Each impedance amplifier module includes an output electrically connected to the RF output of a respective switch mode amplifier. The impedance amplifier module is configured to inject at least one impedance control signal to each RF output.
摘要翻译：宽带功率放大器模块包括多个开关模式放大器和多个阻抗放大器模块。每个开关模式放大器包括用于接收输入信号的输入端和RF输出端以输出RF功率信号。开关模式放大器包括由氮化镓（GaN）形成的至少一个半导体开关。每个阻抗放大器模块包括电连接到相应开关模式放大器的RF输出的输出。阻抗放大器模块被配置为向每个RF输出注入至少一个阻抗控制信号。

4. 发明申请

WO2013016575A2 LOW VARIATION CURRENT MULTIPLIER 审中-公开
标题翻译：低变化电流倍增器
公开(公告)号：WO2013016575A2
公开(公告)日：2013-01-31
申请号：PCT/US2012/048399
申请日：2012-07-26
申请人： SKYWORKS SOLUTIONS, INC. , LIU, Hui , GREEN, Duane, A. , SAWATZKY, David, Anthony
发明人： LIU, Hui , GREEN, Duane, A. , SAWATZKY, David, Anthony
IPC分类号： H03F1/30 , H03F3/24
CPC分类号： G05F1/46 , H03F1/0216 , H03F1/0227 , H03F1/30 , H03F1/56 , H03F3/195 , H03F3/211 , H03F3/245 , H03F3/72 , H03F2200/108 , H03F2200/111 , H03F2200/387 , H03F2200/429 , H03F2200/447 , H03F2203/7209 , H03F2203/7236 , H03G3/3042 , H04B1/0458 , H04B1/0475
摘要： Aspects of the present disclosure relate to a current multiplier that can generate an output current with high linearity and/or high temperature compensation. Such current multipliers can be implemented by complementary metal oxide semiconductor (CMOS) circuit elements. In one embodiment, the current multiplier can include a current divider and a core current multiplier. The current divider can generate a divided current by dividing an input current by an adjustable division ratio. The division ratio can be adjusted, for example, based on a comparison of the input current with a reference current. The core current multiplier can generate the output current based on multiplying the divided current and a different current. According to certain embodiments, the output current can be maintained within a predetermined range as the input current to the current divider varies within a relatively wide range.
摘要翻译：本公开的各方面涉及一种可产生具有高线性度和/或高温度补偿的输出电流的电流乘法器。这种电流乘法器可以通过互补金属氧化物半导体（CMOS）电路元件来实现。在一个实施例中，电流乘法器可以包括分流器和核心电流乘法器。分流器可以通过将输入电流除以可调分频比来产生分流电流。例如，可以基于输入电流与参考电流的比较来调整分频比。核心电流乘法器可以基于将分压电流与不同电流相乘来生成输出电流。根据某些实施例，随着到分流器的输入电流在相对宽的范围内变化，输出电流可以保持在预定范围内。

5. 发明申请

WO2012125279A3 ENHANCED DOHERTY AMPLIFIER 审中-公开
标题翻译：增强型DOHERTY放大器
公开(公告)号：WO2012125279A3
公开(公告)日：2013-01-03
申请号：PCT/US2012026850
申请日：2012-02-28
申请人： CREE INC
发明人： PENGELLY RAYMOND SYDNEY
IPC分类号： H03F1/02 , H03F1/42 , H03F3/21
CPC分类号： H03F3/68 , H03F1/0288 , H03F1/42 , H03F3/189 , H03F3/20 , H03F3/211 , H03F2200/111 , H03F2200/36 , H03F2200/39 , H03F2200/429 , H03F2200/451 , H03F2203/20
摘要： The disclosure relates to an enhanced Doherty amplifier that provides significant performance improvements over conventional Doherty amplifiers. The enhanced Doherty amplifier includes a power splitter, combining node, a carrier path, and a peaking path. The power splitter is configured to receive an input signal and split the input signal into a carrier signal provided at a carrier splitter output and a peaking signal provided at a peaking splitter output. The carrier path includes carrier power amplifier circuitry, a carrier input network coupled between the carrier splitter output and the carrier power amplifier circuitry, and a carrier output network coupled between the carrier power amplifier circuitry and the Doherty combining node. The peaking path includes peaking power amplifier circuitry, a peaking input network coupled between the peaking splitter output and the peaking power amplifier circuitry, and a carrier output network coupled between the power amplifier circuitry and the Doherty combining node.
摘要翻译：本公开涉及一种增强型Doherty放大器，与传统的Doherty放大器相比，提供了显着的性能改进。增强型Doherty放大器包括功率分配器，组合节点，载波路径和峰值路径。功率分配器被配置为接收输入信号并将输入信号分割成在载波分离器输出处提供的载波信号和在峰值分离器输出处提供的峰值信号。载波路径包括载波功率放大器电路，耦合在载波分离器输出和载波功率放大器电路之间的载波输入网络，以及耦合在载波功率放大器电路和Doherty组合节点之间的载波输出网络。峰化路径包括峰值功率放大器电路，耦合在峰值分配器输出和峰化功率放大器电路之间的峰值输入网络，以及耦合在功率放大器电路和多赫蒂组合节点之间的载波输出网络。

6. 发明申请

WO2012125657A2 APPARATUS AND METHODS FOR CAPACITIVE LOAD REDUCTION 审中-公开
标题翻译：用于电容负载减少的装置和方法
公开(公告)号：WO2012125657A2
公开(公告)日：2012-09-20
申请号：PCT/US2012/028958
申请日：2012-03-13
申请人： SKYWORKS SOLUTIONS, INC. , REISNER, Russ, Alan , KACZMAN, Daniel, Lee , LIN, Yu-Jui , WU, Andy, Cheng Pang
发明人： REISNER, Russ, Alan , KACZMAN, Daniel, Lee , LIN, Yu-Jui , WU, Andy, Cheng Pang
IPC分类号： H03F1/32 , H03F3/24
CPC分类号： H03G3/20 , H03F1/0222 , H03F1/0227 , H03F1/025 , H03F1/0277 , H03F1/56 , H03F3/189 , H03F3/24 , H03F3/72 , H03F2200/102 , H03F2200/387 , H03F2200/411 , H03F2200/429 , H03F2203/7209 , H03F2203/7236
摘要： Apparatus and methods for capacitive load reduction are disclosed. In one embodiment, a power amplifier system includes a power amplifier (32) configured to amplify a radio frequency (RF) signal of a first frequency and an envelope tracker (30) configured to control a supply voltage of the power amplifier using an envelope of the RF signal. The power amplifier system further includes an inductor (85) electrically connected between the power amplifier and the envelope tracker and a capacitor (83) electrically connected between the power amplifier and the envelope tracker. The capacitor and the inductor are configured to have a resonance near the first frequency.
摘要翻译：公开了用于容性负载降低的装置和方法。在一个实施例中，功率放大器系统包括功率放大器（32），功率放大器（32）被配置为放大第一频率的射频（RF）信号和包络跟踪器（30），其被配置为使用以下方式控制功率放大器的电源电压： RF信号。功率放大器系统还包括电连接在功率放大器和封装跟踪器之间的电感器（85），以及电连接在功率放大器和外壳跟踪器之间的电容器（83）。电容器和电感器被配置为在第一频率附近具有谐振。

7. 发明申请

WO2011066861A1 POWER AMPLIFIER CIRCUIT AND FRONT END CIRCUIT 审中-公开
标题翻译：功率放大器电路和前端电路
公开(公告)号：WO2011066861A1
公开(公告)日：2011-06-09
申请号：PCT/EP2009/066355
申请日：2009-12-03
申请人： EPCOS AG , SPITS, Erwin , VAN DEN OEVER, Léon C. M.
发明人： SPITS, Erwin , VAN DEN OEVER, Léon C. M.
IPC分类号： H03F3/24 , H03F3/72 , H04B1/00 , H03F1/02 , H03F3/60 , H01P1/213 , H04B1/04
CPC分类号： H03F3/24 , H03F1/0277 , H03F3/602 , H03F3/72 , H03F2200/111 , H03F2200/429 , H03F2200/543 , H03F2203/7209 , H03F2203/7239 , H04B1/0483 , H04B2001/0408
摘要： A power amplifier circuit (DIPPA), comprising a driver stage (DR) which is applicable to provide a preamplified driver signal (S DR) dependent on a predetermined transmit signal. The power amplifier circuit (DIPPA) comprises also a frequency selector (DIP) which is electrically coupled to the driver stage (DR) and which is applicable to separate the driver signal (S DR) into a first and second signal (S 1,S_2). The first signal (S_l) is associated to a first predetermined and the second signal (S_2) is associated to a second predetermined frequency band. The power amplifier circuit (DIPPA) comprises at least a first and second power amplifier stage (PA1, PA2). The first and second power amplifier stage (PA1, PA2) are electrically coupled to the frequency selector (DIP). The first and second power amplifier stage (PA1, PA2) is operable to provide a first and second amplified signal (S_A1, S_2), respectively, dependent on the first and second signal (S_1, S_2), respectively.
摘要翻译：一种功率放大器电路（DIPPA），包括驱动级（DR），其可应用于提供取决于预定发射信号的预放大驱动信号（S DR）。功率放大器电路（DIPPA）还包括电耦合到驱动器级（DR）的频率选择器（DIP），并且可应用于将驱动器信号（S DR）分离成第一和第二信号（S1，S2））。第一信号（S_1）与第一预定相关联，第二信号（S_2）与第二预定频带相关联。功率放大器电路（DIPPA）至少包括第一和第二功率放大器级（PA1，PA2）。第一和第二功率放大器级（PA1，PA2）电耦合到频率选择器（DIP）。第一和第二功率放大器级（PA1，PA2）可分别根据第一和第二信号（S_1，S_2）分别提供第一和第二放大信号（S_A1，S_2）。

8. 发明申请

WO2009100381A1 MULTI-MODE POWER AMPLIFIERS 审中-公开
标题翻译：多模式功率放大器
公开(公告)号：WO2009100381A1
公开(公告)日：2009-08-13
申请号：PCT/US2009/033466
申请日：2009-02-06
申请人： QUALCOMM Incorporated , SEE, Puay H. , SCHIERBECK, II, Richard
发明人： SEE, Puay H. , SCHIERBECK, II, Richard
IPC分类号： H03F3/21 , H03F3/72 , H03G1/00 , H03G3/00 , H03G3/30 , H03F1/02
CPC分类号： H03F1/0244 , H03F1/0261 , H03F1/0277 , H03F1/3282 , H03F3/211 , H03F3/72 , H03F2200/111 , H03F2200/429 , H03F2200/432 , H03F2200/451 , H03F2203/7206 , H03F2203/7227 , H03F2203/7236 , H03F2203/7239 , H03G3/3042
摘要： Multi-mode power amplifiers that can support multiple radio technologies and/or multiple frequency bands are described. In one exemplary design, a first linear power amplifier supporting multiple radio technologies may be used to amplify a first RF input signal (e.g., for low band) and provide a first RF output signal. A second linear power amplifier also supporting the multiple radio technologies may be used to amplify a second RF input signal (e.g., for high band) and provide a second RF output signal. Each linear power amplifier may include multiple (e.g., three) chains coupled in parallel. Each chain may be selectable to amplify an RF input signal and provide an RF output signal for a respective range of output power levels. An RF input signal may be a phase modulated signal or a quadrature modulated signal and may be pre-distorted to account for non-linearity of the power amplifier.
摘要翻译：描述了可以支持多个无线电技术和/或多个频带的多模式功率放大器。在一个示例性设计中，支持多个无线电技术的第一线性功率放大器可用于放大第一RF输入信号（例如，用于低频带）并提供第一RF输出信号。也可以使用支持多种无线电技术的第二线性功率放大器来放大第二RF输入信号（例如，用于高频带）并提供第二RF输出信号。每个线性功率放大器可以包括并联耦合的多个（例如，三个）链。每个链可以是可选择的，以放大RF输入信号，并且为输出功率电平的相应范围提供RF输出信号。 RF输入信号可以是相位调制信号或正交调制信号，并且可以被预失真以解决功率放大器的非线性。

9. 发明申请

WO2008142051A3 SWITCHABLE MULTIBAND LNA DESIGN 审中-公开
标题翻译：可切换多通道设计
公开(公告)号：WO2008142051A3
公开(公告)日：2009-03-05
申请号：PCT/EP2008056122
申请日：2008-05-19
申请人： IMEC INTER UNI MICRO ELECTR , UNIV BRUXELLES , BORREMANS JONATHAN
发明人： BORREMANS JONATHAN
IPC分类号： H03F1/22 , H03F1/34 , H03F1/42 , H03F3/72
CPC分类号： H03F1/223 , H03F1/342 , H03F1/42 , H03F1/56 , H03F3/195 , H03F3/72 , H03F2200/111 , H03F2200/151 , H03F2200/222 , H03F2200/294 , H03F2200/306 , H03F2200/378 , H03F2200/429 , H03F2200/451 , H03F2203/7209
摘要： A low noise amplifying (LNA) circuit comprising an amplifying section (11, 12) and a feedback means (14) arranged for providing input matching from the output to the input. The LNA circuit further comprises at least one frequency band determining inductor (15) having a predetermined resonance frequency for influencing at least one frequency band in which the amplifying section operates. The at least one inductor is directly connected to the output of the circuit and the feedback means (14) provides a feedback connection for the section (s) to the input. In this way, the at least one frequency band in which the amplifying section operates is substantially completely determined by the at least one frequency band determining inductor (15).
摘要翻译：一种低噪声放大（LNA）电路，包括放大部分（11,12）和反馈装置（14），反馈装置（14）用于提供从输出到输入的输入匹配。 LNA电路还包括具有预定谐振频率的至少一个频带确定电感器（15），用于影响放大部分工作的至少一个频带。至少一个电感器直接连接到电路的输出端，并且反馈装置（14）提供用于输入端的部分的反馈连接。以这种方式，放大部分工作的至少一个频带基本上完全由至少一个频带确定电感器（15）确定。

10. 发明申请

WO2007010091A1 MULTIMODE TRANSMITTER, MODULE, COMMUNICATION DEVICE AND CHIP SET 审中-公开
标题翻译：多模发射机，模块，通信设备和芯片组
公开(公告)号：WO2007010091A1
公开(公告)日：2007-01-25
申请号：PCT/FI2006/050337
申请日：2006-07-12
申请人： NOKIA CORPORATION , MURTOJÄRVI, Simo , EKMAN, Tapani
发明人： MURTOJÄRVI, Simo , EKMAN, Tapani
IPC分类号： H04B1/02 , H04B1/04 , H04B1/034 , H04B1/00
CPC分类号： H03F1/0261 , H03F1/0277 , H03F1/3247 , H03F1/3282 , H03F3/195 , H03F3/24 , H03F3/245 , H03F3/68 , H03F2200/111 , H03F2200/336 , H03F2200/429 , H04B1/0067 , H04B2001/0408 , H04L27/0008 , H04L27/04 , H04L27/08 , H04L27/12 , H04L27/367
摘要： The invention is related to a multimode transmitter comprising: generating means for generating signals according to different communication standards; amplifying means for amplifying the signals generated according to the different communication standards; and conveying means for conveying the signals from the generating means to the amplifying means, the conveying means being shared by the signals generated according to the different communication standards.
摘要翻译：本发明涉及一种多模发射机，包括：产生装置，用于根据不同的通信标准产生信号; 放大装置，用于放大根据不同通信标准产生的信号; 以及用于将信号从发生装置传送到放大装置的传送装置，所述传送装置由根据不同通信标准产生的信号共享。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式