专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2012090096A1 ON-CHIP PACKET CUT-THROUGH 审中-公开
标题翻译：片上包裹切割
公开(公告)号：WO2012090096A1
公开(公告)日：2012-07-05
申请号：PCT/IB2011/055422
申请日：2011-12-02
申请人： TELEFONAKTIEBOLAGET LM ERICSSON (PUBL) , CHEN, Edmund , LAKSHMIKANTHAN, Ramanathan , ROZARIO, Ranjit , ALLEYNE, Brian , CHOW, Stephen , WANG, Patrick , HO, Edward , YIP, Thomas , CHEN, Sun Den , FENG, Michael
发明人： CHEN, Edmund , LAKSHMIKANTHAN, Ramanathan , ROZARIO, Ranjit , ALLEYNE, Brian , CHOW, Stephen , WANG, Patrick , HO, Edward , YIP, Thomas , CHEN, Sun Den , FENG, Michael
IPC分类号： H04L12/56
CPC分类号： H04L49/9073 , H04L47/12 , H04L47/2441 , H04L47/32 , H04L49/9036 , H04L49/9063 , H04L49/9078
摘要： Embodiments of the invention include a method for avoiding memory bandwidth utilization during packet processing. The packet processing core receives a plurality of packets. The packet processing core identifies the packet's quality of service (QoS) descriptor. The packet processing core determines that at least one packet should be moved to an off-chip packet stored prior to the packet being transmitted to the egress port. The packet processing core bases that determination, at least in part, on the packet's QoS descriptor. The packet processing core moves the determined packets to the off-chip packet store. The packet processing core determines that at least one packet should not be moved to the off-chip packet store prior to the packet being transmitted to the egress port. This determination is also made, at least in part, based on the packet's QoS descriptor.
摘要翻译：本发明的实施例包括一种用于在分组处理期间避免存储器带宽利用的方法。分组处理核心接收多个分组。分组处理核心识别分组的服务质量（QoS）描述符。分组处理核心确定至少一个分组应该被移动到在分组被发送到出口端口之前存储的片外分组。分组处理核心基于至少部分地确定分组的QoS描述符。分组处理核心将确定的分组移动到片外分组存储。分组处理核心在分组被发送到出口端口之前确定至少一个分组不应该移动到片外分组存储。该决定至少部分地基于分组的QoS描述符进行。

2. 发明申请

WO2013005140A1 HIERARCHICAL PACKET POLICER 审中-公开
标题翻译：分层分组策略器
公开(公告)号：WO2013005140A1
公开(公告)日：2013-01-10
申请号：PCT/IB2012/053262
申请日：2012-06-27
申请人： TELEFONAKTIEBOLAGET L M ERICSSON (PUBL) , ALLEYNE, Brian , CHEN, Sun, Den , LAKSHMIKANTHAN, Ramanathan
发明人： ALLEYNE, Brian , CHEN, Sun, Den , LAKSHMIKANTHAN, Ramanathan
IPC分类号： H04L12/56
CPC分类号： H04L47/20
摘要： Embodiments of the invention a method for policing a packet at line rate. A hierarchical policer receives a policer request comprising packet characteristics and identifying request configuration information. The hierarchical policer retrieves meter states specified by the request configuration information. The hierarchical policer processes packet characteristics through meters to generate a meter result. The hierarchical policer generates a hierarchical policer table lookup address using a plurality of meter types, a plurality of input color controls, one or more of the packet characteristics, the meter results, and a plurality of coupling algorithm identifiers. The hierarchical policer reads a hierarchical meter result from a hierarchical policer result table, containing at least a final output packet attribute that classifies the packet. The hierarchical policer updates one or more of the meter states based on the plurality of meter state results. The hierarchical policer returns the final packet output to a policing requestor.
摘要翻译：本发明的实施例提供了一种以线速度对分组进行管理的方法。分层策略器接收包含分组特性和识别请求配置信息的策略请求。分层策略器检索由请求配置信息指定的仪表状态。分层策略器通过米来处理分组特征，以产生测量结果。分级策略器使用多个仪表类型，多个输入颜色控制，分组特性中的一个或多个，仪表结果和多个耦合算法标识符来生成分层策略表查找地址。分层策略器从分层策略器结果表中读取分层计量表结果，其中至少包含对数据包进行分类的最终输出数据包属性。分层监视器基于多个仪表状态结果来更新仪表状态中的一个或多个。分层策略器将最终的分组输出返回到管理请求者。

3. 发明申请

WO2012038882A1 STATISTICS COUNTER STORED IN FAST AND SLOW MEMORIES 审中-公开
标题翻译：统计数据库存储在快速和慢速记忆中
公开(公告)号：WO2012038882A1
公开(公告)日：2012-03-29
申请号：PCT/IB2011/054101
申请日：2011-09-19
申请人： TELEFONAKTIEBOLAGET L M ERICSSON (PUBL) , CHEN, Edmund G. , ALLEYNE, Brian , HATHAWAY, Robert , ROZARIO, Ranjit J. , BASSO, Todd
发明人： CHEN, Edmund G. , ALLEYNE, Brian , HATHAWAY, Robert , ROZARIO, Ranjit J. , BASSO, Todd
IPC分类号： H04L12/26 , H04L12/24 , H03K21/16
CPC分类号： H03K21/38 , H03K21/16
摘要： A method performed in a memory controller for maintaining segmented counters split into primary and secondary memories, the primary memory faster. Events occur that require incrementing one of the segmented counters and the memory controller responds by incrementing a corresponding primary part in the primary memory. Each time a primary part is rolling over the memory controller determines that a secondary part should be updated. Also, the memory controller periodically determines that the secondary part of a segmented counter should be opportunistically updated. The opportunistic update is based on a probability function and a random number. The secondary part includes at least all of bits of the segmented counter not in the primary part and is stored in the secondary memory. Each time an update to the secondary part occurs, both the secondary part and primary part of the segmented counter must be updated.
摘要翻译：一种在存储器控制器中执行的方法，用于将分段计数器分为主存储器和次存储器，主存储器更快。发生需要增加分段计数器之一并且存储器控制器通过增加主存储器中的相应主要部分来进行响应的事件。每次主要部件在内存控制器上滚动时，都会确定要更新次要部件。此外，存储器控制器周期性地确定分段计数器的次要部分应该被机会性地更新。机会更新是基于概率函数和随机数。辅助部分至少包括不在主要部分中的分段计数器的所有位，并存储在辅助存储器中。每次发生对次要部件的更新时，分段计数器的辅助部件和主要部件都必须更新。

4. 发明申请

WO2012073137A1 HASH COLLISION RESOLUTION WITH KEY COMPRESSION IN A MAC FORWARDING DATA STRUCTURE 审中-公开
标题翻译：在MAC转发数据结构中的主要压缩的HASH冲突解决方案
公开(公告)号：WO2012073137A1
公开(公告)日：2012-06-07
申请号：PCT/IB2011/055037
申请日：2011-11-10
申请人： TELEFONAKTIEBOLAGET L M ERICSSON (PUBL) , JAGANNATHAN, Rajesh , ALLEYNE, Brian , LAKSHMIKANTHAN, Ramanathan
发明人： JAGANNATHAN, Rajesh , ALLEYNE, Brian , LAKSHMIKANTHAN, Ramanathan
IPC分类号： H04L12/56 , G06F17/30
CPC分类号： H04L49/3009
摘要： Embodiments of the invention include a method performed in a media access control (MAC) forwarding control module within a network element for looking up a MAC address and interface (I/F) identifier pair (MAC-I/F pair) from a MAC forwarding data structure that comprises a first tier data structure and a plurality of second tier data structures. The MAC forwarding data structure utilizes compressed keys to index each of the plurality second tier data structures. The compressed key is generated with a desired MAC address and a mask bit list that corresponds with enough bit positions such that all MAC addresses in second tier data structure can be uniquely addressed with just the values of each MAC address in the bit positions listed. As such, the MAC forwarding data structure is constructed so that the total cost of a lookup with the compressed key technique is deterministic and, therefore, 0(1).
摘要翻译：本发明的实施例包括在网络单元内的媒体访问控制（MAC）转发控制模块中执行的方法，用于从MAC转发查找MAC地址和接口（I / F）标识符对（I / F）标识符对（MAC-I / F对）包括第一层数据结构和多个第二层数据结构的数据结构。 MAC转发数据结构利用压缩密钥来索引多个第二层数据结构中的每一个。利用所需的MAC地址和与足够的位位置相对应的掩码位列来生成压缩密钥，使得可以仅仅列出所列位数中的每个MAC地址的值来唯一地寻址第二层数据结构中的所有MAC地址。因此，MAC转发数据结构被构造成使得具有压缩密钥技术的查找的总成本是确定性的，因此是0（1）。

5. 发明申请

WO2012090098A1 BANK AWARE MULTI-BIT TRIE 审中-公开
标题翻译：银行智能多位智能
公开(公告)号：WO2012090098A1
公开(公告)日：2012-07-05
申请号：PCT/IB2011/055474
申请日：2011-12-06
申请人： TELEFONAKTIEBOLAGET L M ERICSSON (PUBL) , JAGANNATHAN, Rajesh , ALLEYNE, Brian , LAKSHMIKANTHAN, Ramanathan
发明人： JAGANNATHAN, Rajesh , ALLEYNE, Brian , LAKSHMIKANTHAN, Ramanathan
IPC分类号： H04L12/56 , G06F17/30
CPC分类号： H04L45/54 , H04L45/748
摘要： Embodiments of the invention include a method performed by a bank aware mtrie control module for distributing a plurality of mtrie levels across a plurality of memory banks. The bank aware mtrie control module identifies the plurality of memory banks present and identifies one or more mtrie blocks in one or more mtrie levels, each mtrie block is an array of mtrie nodes associated with an mtrie level. The bank aware mtrie control module stores each mtrie block in one of the plurality of memory banks, all mtrie nodes in a given mtrie block are stored in the same memory bank. For each subsequent mtrie level, the bank aware mtrie control module ensures that each of the mtrie blocks in that mtrie level is stored in one of the plurality of memory banks other than the memory bank storing mtrie blocks of an immediately previous mtrie level.
摘要翻译：本发明的实施例包括由银行感知控制模块执行的用于在多个存储体中分配多个层级的方法。银行感知控制模块识别存在的多个存储器组，并且识别一个或多个层级中的一个或多个存储块，每个mtrie块是与mtrie级相关联的mtrie节点的阵列。银行认证控制模块将每个mtrie块存储在多个存储体之一中，给定mtrie块中的所有mtrie节点都存储在同一存储体中。对于每个后续的mtrie级别，银行感知控制模块确保该mtrie级别中的每个mtrie块都存储在多个存储体之一中，而不是存储有紧前一级mtrie级别的存储体的存储体。

6. 发明申请

WO2016128931A1 ETHERNET CONGESTION CONTROL AND PREVENTION 审中-公开
标题翻译：以太网控制和预防
公开(公告)号：WO2016128931A1
公开(公告)日：2016-08-18
申请号：PCT/IB2016/050738
申请日：2016-02-11
申请人： TELEFONAKTIEBOLAGET LM ERICSSON (PUBL) , BELIVEAU, Andre , ALLEYNE, Brian , BAHNASY, Mahmoud Mohamed , BOUGHZALA, Bochra , PADALA, Chakravarthy , ELBIAZE, Halima , IDOUDI, Karim
发明人： BELIVEAU, Andre , ALLEYNE, Brian , BAHNASY, Mahmoud Mohamed , BOUGHZALA, Bochra , PADALA, Chakravarthy , ELBIAZE, Halima , IDOUDI, Karim
IPC分类号： H04L12/825 , H04L12/26 , H04L12/841
CPC分类号： H04L47/25 , H04L41/147 , H04L43/0852 , H04L43/0882 , H04L43/10 , H04L47/11 , H04L47/28
摘要： Switch fabric in routers require tight characteristics in term of packet loss, fairness in bandwidth allocation and low latency for high-priority traffic. Such attributes have been resolved using specialized switch devices, but with the emergence of Data Center Bridging, the possibility of using commodity Ethernet switches to build switch fabric in routers is considered. Systems and methods are provided for adjusting a data transmission rate in accordance with an estimation of network path utilization.
摘要翻译：路由器中的交换机结构需要在分组丢失，带宽分配公平性和高优先级流量的低延迟方面的严格特性。已经使用专门的交换机设备解决了这些属性，但是随着数据中心桥接的出现，可以考虑使用商用以太网交换机在路由器中构建交换结构。提供了系统和方法，用于根据网络路径利用率的估计来调整数据传输速率。

7. 发明申请

WO2012090133A1 HIERARCHICAL PACKET POLICER 审中-公开
标题翻译：分层分组策略器
公开(公告)号：WO2012090133A1
公开(公告)日：2012-07-05
申请号：PCT/IB2011/055884
申请日：2011-12-22
申请人： TELEFONAKTIEBOLAGET L M ERICSSON (PUBL) , ALLEYNE, Brian , CHEN, Sun, Den , LAKSHMIKATHAN, Ramanathan
发明人： ALLEYNE, Brian , CHEN, Sun, Den , LAKSHMIKATHAN, Ramanathan
IPC分类号： H04L12/56
CPC分类号： H04L47/20 , H04L47/215 , H04L47/31
摘要： Embodiments of the invention include a method performed in a packet processor core for policing a packet through a hierarchical policer coupled to one or more policing requestors. The hierarchical policer has a plurality of meter levels including an initial level and one or more subsequent levels. The hierarchical policer creates a meter result at the meter of each meter level using packet characteristics and a meter state for that meter level. The hierarchical policer generates meter level outputs that classify the packet for each meter level and for at least one of the subsequent levels the meter level output is based on the meter level output from a previous meter level. The hierarchical policer performs a meter combine operation that produces a final packet output attribute from the combination of the meter level outputs. The hierarchical policer returns the final packet output attribute to a policing requestor.
摘要翻译：本发明的实施例包括在分组处理器核心中执行的方法，用于通过耦合到一个或多个管理请求者的分级策略器来管理分组。分级监视器具有包括初始级别和一个或多个后续级别的多个仪表级别。分层监视器使用分组特性和该仪表级的仪表状态在每个仪表级的仪表处创建仪表结果。分层监视器生成仪表级输出，对每个仪表级进行分组，并且对于后续级别中的至少一个级别，仪表级输出基于从先前仪器级别的仪表级输出。分层监视器执行仪表组合操作，从仪表级输出的组合产生最终的分组输出属性。分层策略器将最终的分组输出属性返回给管理请求者。

8. 发明申请

WO2018069754A1 HETEROGENEOUS FLOW CONGESTION CONTROL 审中-公开
标题翻译：异质流动控制
公开(公告)号：WO2018069754A1
公开(公告)日：2018-04-19
申请号：PCT/IB2016/057996
申请日：2016-12-23
申请人： TELEFONAKTIEBOLAGET LM ERICSSON (PUBL)
发明人： ALLEYNE, Brian , ELBIAZE, Halima , BAHNASY, Mahmoud Mohamed , BOUGHZALA, Bochra
IPC分类号： H04L12/701
摘要： Switch fabric in routers require tight characteristics in term of packet loss, fairness in bandwidth allocation and low latency for high-priority traffic. Such attributes have been resolved using specialized switch devices, but with the emergence of Data Center Bridging, the possibility of using commodity Ethernet switches to build switch fabric in routers is considered. Systems and methods are provided for estimating congestion associated with a network path in accordance with the variation in average delay experienced by samples of packets.
摘要翻译：
路由器中的交换结构在数据包丢失，带宽分配公平性以及高优先级流量的低延迟等方面需要严格的特性。已经使用专用交换设备解决了这些属性，但随着数据中心桥接的出现，可以考虑使用商用以太网交换机在路由器中构建交换矩阵的可能性。提供了系统和方法，用于根据分组样本经历的平均延迟的变化来估计与网络路径相关联的拥塞。

9. 发明申请

WO2018108278A1 FLOW CONTROL IN A VIRTUALIZED COMMUNICATION NETWORK 审中-公开
公开(公告)号：WO2018108278A1
公开(公告)日：2018-06-21
申请号：PCT/EP2016/081178
申请日：2016-12-15
申请人： TELEFONAKTIEBOLAGET LM ERICSSON (PUBL)
发明人： MEHRA, Ashwani, Kumar , ALLEYNE, Brian , PADALA, Chakri , SARGOR, Chandramouli
IPC分类号： H04L12/835 , H04L12/801 , H04L12/803 , H04L12/26 , H04L12/24
CPC分类号： H04L47/125 , H04L47/30
摘要： A device for determining oversubscription of a first virtualized network function (70) in order to enable flow control in the virtualization of at least one node in a communication network comprises a first virtualized network function (70) having packet handling resources comprising at least one queue (108, 112, 114, 120) and being a downstream network function located downstream from at least one second upstream network function in a packet flow between the network functions. The device comprises flow control functionality (79) set to monitor at least one queue (108, 112, 114, 120), determine if the first virtualized network function (70) is oversubscribed based on the monitoring, and generate, in case the first virtualized network function is determined to be oversubscribed, an instruction for at least one upstream network function to change its transmission rate to the first virtualized network function (70) in order to reduce the oversubscription.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式