专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2007128668A1 SELECTION OF PROCESSOR CORES FOR OPTIMAL THERMAL PERFORMANCE 审中-公开
标题翻译：选择最佳热处理器的性能
公开(公告)号：WO2007128668A1
公开(公告)日：2007-11-15
申请号：PCT/EP2007/053884
申请日：2007-04-20
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION , IBM UNITED KINGDOM LIMITED , AGUILAR, Jr., Maximino , NUTTER, Mark, Richard , STAFFORD, James, Michael , JOHNS, Charles, Ray
发明人： AGUILAR, Jr., Maximino , NUTTER, Mark, Richard , STAFFORD, James, Michael , JOHNS, Charles, Ray
IPC分类号： G06F1/20
CPC分类号： G06F1/206
摘要： A computer implemented method, data processing system, computer usable code, and apparatus are provided for optimizing the thermal performance of a computer system. A set of processor cores associated with the computer system are identified. A thermal index is requested for each of the set of processor cores and the processor cores are ranked based on the thermal index. Software is then mapped to execute on an optimal processor core form the set of processor cores based on the ranking.
摘要翻译：提供计算机实现的方法，数据处理系统，计算机可用代码和装置，用于优化计算机系统的热性能。识别与计算机系统相关联的一组处理器核心。要求每组处理器核心的热指数，并且基于热指数对处理器核心进行排名。然后将软件映射到基于排名的一组处理器核心的最佳处理器核心上执行。

2. 发明申请

WO2007062984A2 SOFTWARE THERMAL PROFILE GENERATION 审中-公开
标题翻译：软件热型号生成
公开(公告)号：WO2007062984A2
公开(公告)日：2007-06-07
申请号：PCT/EP2006/068519
申请日：2006-11-15
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION , IBM UNITED KINGDOM LIMITED , AGUILAR JR, Maximino , JOHNS, Charles, Ray , NUTTER, Mark, Richard , STAFFORD, James, Michael
发明人： AGUILAR JR, Maximino , JOHNS, Charles, Ray , NUTTER, Mark, Richard , STAFFORD, James, Michael
IPC分类号： G06F1/20
CPC分类号： G06F1/206 , G01K3/005 , G01K7/015
摘要： A computer implemented method, data processing system, computer usable code, and apparatus are provided for generation of software thermal profiles for applications executing on a set of processors. Sampling is performed of the hardware operations occurring in a set of processors during the execution of a set of workloads to create sampled information. A thermal index is then generated based on the sampled information.
摘要翻译：提供计算机实现的方法，数据处理系统，计算机可用代码和装置，用于生成用于在一组处理器上执行的应用的软件热分布。在一组工作负载的执行期间执行在一组处理器中发生的硬件操作的采样以创建采样信息。然后基于采样信息产生热指数。

3. 发明申请

WO2007085522A2 APPARATUS AND METHOD FOR EFFICIENT COMMUNICATION OF PRODUCER/CONSUMER BUFFER STATUS 审中-公开
标题翻译：用于生产者/消费者缓冲区状态的有效通信的装置和方法
公开(公告)号：WO2007085522A2
公开(公告)日：2007-08-02
申请号：PCT/EP2007/050182
申请日：2007-01-09
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION , IBM UNITED KINGDOM LIMITED , BROKENSHIRE, Daniel, Alan , JOHNS, Charles, Ray , MINOR, Barry , NUTTER, Mark, Richard
发明人： BROKENSHIRE, Daniel, Alan , JOHNS, Charles, Ray , MINOR, Barry , NUTTER, Mark, Richard
IPC分类号： G06F15/173
CPC分类号： G06F15/17337
摘要： An apparatus and method for efficient communication of producer/consumer buffer status are provided. With the apparatus and method, devices in a data processing system notify each other of updates to head and tail pointers of a shared buffer region when the devices perform operations on the shared buffer region using signal notification channels of the devices. Thus, when a producer device that produces data to the shared buffer region writes data to the shared buffer region, an update to the head pointer is written to a signal notification channel of a consumer device. When a consumer device reads data from the shared buffer region, the consumer device writes a tail pointer update to a signal notification channel of the producer device. In addition, channels may operate in a blocking mode so that the corresponding device is kept in a low power state until an update is received over the channel.
摘要翻译：提供了用于生产者/消费者缓冲器状态的有效通信的装置和方法。利用该装置和方法，当设备使用设备的信号通知通道对共享缓冲区域执行操作时，数据处理系统中的设备将共享缓冲区域的头和尾指针的更新通知彼此。因此，当向共享缓冲区域产生数据的生成器设备将数据写入到共享缓冲区域时，将头指针的更新写入消费者设备的信号通知通道。当消费者设备从共享缓冲区域读取数据时，消费者设备将尾指针更新写入生成器设备的信号通知通道。此外，信道可以以阻塞模式操作，使得对应的设备保持在低功率状态，直到通过信道接收到更新。

4. 发明申请

WO2011080054A1 EXTRACTION OF DATA PARALLELISM 审中-公开
标题翻译：提取数据并行列表
公开(公告)号：WO2011080054A1
公开(公告)日：2011-07-07
申请号：PCT/EP2010/069506
申请日：2010-12-13
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION , IBM UNITED KINGDOM LIMITED , FLACHS, Brian , JOHNS, Charles, Ray , NUTTER, Mark, Richard , EICHENBERGER, Alexandre
发明人： FLACHS, Brian , JOHNS, Charles, Ray , NUTTER, Mark, Richard , EICHENBERGER, Alexandre
IPC分类号： G06F9/45
CPC分类号： G06F8/452 , G06F8/433
摘要： Mechanisms for extracting data dependencies during runtime are provided. The mechanisms execute a portion of code having a loop and generate, for the loop, a first parallel execution group comprising a subset of iterations of the loop less than a total number of iterations of the loop. The mechanisms further execute the first parallel execution group and determining, for each iteration in the subset of iterations, whether the iteration has a data dependence. Moreover, the mechanisms commit store data to system memory only for stores performed by iterations in the subset of iterations for which no data dependence is determined. Store data of stores performed by iterations in the subset of iterations for which a data dependence is determined is not committed to the system memory.
摘要翻译：提供了在运行时提取数据依赖关系的机制。该机制执行具有循环的一部分代码，并为该循环产生一个第一并行执行组，该并行执行组包括小于该循环迭代次数的循环迭代子集。这些机制进一步执行第一个并行执行组，并确定迭代子集中的每个迭代，迭代是否具有数据依赖性。此外，机制仅将数据存储到系统存储器中，用于仅针对确定数据依赖性的迭代子集中的迭代执行的存储。在确定数据相关性的迭代子集中存储通过迭代执行的存储数据不会提交给系统存储器。

5. 发明申请

WO2011080053A1 DATA PARALLEL FUNCTION CALL FOR DETERMINING IF CALLED ROUTINE IS DATA PARALLEL 审中-公开
标题翻译：数据并行函数调用如果被调用的程序是数据并行调用
公开(公告)号：WO2011080053A1
公开(公告)日：2011-07-07
申请号：PCT/EP2010/069502
申请日：2010-12-13
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION , IBM UNITED KINGDOM LIMITED , FLACHS, Brian , JOHNS, Charles, Ray , NUTTER, Mark, Richard , EICHENBERGER, Alexandre
发明人： FLACHS, Brian , JOHNS, Charles, Ray , NUTTER, Mark, Richard , EICHENBERGER, Alexandre
IPC分类号： G06F9/38 , G06F9/318 , G06F15/78 , G06F15/80
CPC分类号： G06F9/30072 , G06F8/456 , G06F9/30189 , G06F9/3851 , G06F9/3887
摘要： Mechanisms for performing data parallel function calls in code during runtime are provided. These mechanisms may operate to execute, in the processor, a portion of code having a data parallel function call to a target portion of code. The mechanisms may further operate to determine, at runtime by the processor, whether the target portion of code is a data parallel portion of code or a scalar portion of code and determine whether the calling code is data parallel code or scalar code. Moreover, the mechanisms may operate to execute the target portion of code based on the determination of whether the target portion of code is a data parallel portion of code or a scalar portion of code, and the determination of whether the calling code is data parallel code or scalar code.
摘要翻译：提供了在运行期间执行代码中数据并行函数调用的机制。这些机制可以操作以在处理器中执行具有对目标代码部分的数据并行功能调用的代码的一部分。这些机制可以进一步操作以在运行时由处理器确定目标代码部分是代码的数据并行部分还是代码的标量部分，并确定调用代码是数据并行代码还是标量代码。此外，这些机制可以基于代码的目标部分是代码的数据并行部分还是代码的标量部分的确定来执行代码的目标部分，以及确定调用代码是否是数据并行代码或标量代码。

6. 发明申请

WO2006021473A1 MESSAGE DELIVERY ACROSS A PLURALITY OF PROCESSORS 审中-公开
标题翻译：消息传递交给多个处理器
公开(公告)号：WO2006021473A1
公开(公告)日：2006-03-02
申请号：PCT/EP2005/053542
申请日：2005-07-21
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION , IBM UNITED KINGDOM LIMITED , AGUILAR, Maximino , DAY, Michael, Norman , NUTTER, Mark, Richard , STAFFORD, James, Michael
发明人： AGUILAR, Maximino , DAY, Michael, Norman , NUTTER, Mark, Richard , STAFFORD, James, Michael
IPC分类号： G06F9/46
CPC分类号： G06F9/4812 , G06F9/52
摘要： A system and method is provided to deliver messages to processors operating in a multi-processing environment. In a multi-processor environment, interrupts are managed by storing events in a queue that correspond to a particular support processor. A main processor decodes an interrupt and determines which support processor generated the interrupt. The main processor then determines whether a kernel or an application should process the interrupt. Interrupts such as page faults, segment faults, and alignment errors are handled by the kernel, while "informational" signals, such as stop and signal requests, halt requests, mailbox requests, and DMC tag complete requests are handled by the application. In addition, multiple identical events are maintained, and event data may be included in the interrupt using the invention described herein.
摘要翻译：提供了一种系统和方法，用于将消息传递到在多处理环境中操作的处理器。在多处理器环境中，通过将事件存储在与特定支持处理器对应的队列中来管理中断。主处理器解码中断并确定哪个支持处理器产生中断。然后，主处理器确定内核或应用程序是否应该处理中断。内核处理诸如页面错误，段错误和对齐错误等中断，应用程序会处理“信息”信号，如停止和信号请求，暂停请求，邮箱请求和DMC标签完成请求。另外，维护多个相同的事件，并且可以使用本文所述的发明将事件数据包括在中断中。

7. 发明申请

WO2007054423A1 APPARATUS AND METHOD FOR PERFORMING EXTERNALLY ASSISTED CALLS IN A HETEROGENEOUS PROCESSING COMPLEX 审中-公开
标题翻译：用于在异位处理复合物中执行外部辅助呼叫的装置和方法
公开(公告)号：WO2007054423A1
公开(公告)日：2007-05-18
申请号：PCT/EP2006/067582
申请日：2006-10-19
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION , IBM UNITED KINGDOM LIMITED , BROKENSHIRE, Daniel, Alan , NUTTER, Mark, Richard
发明人： BROKENSHIRE, Daniel, Alan , NUTTER, Mark, Richard
IPC分类号： G06F9/40
CPC分类号： G06F9/547
摘要： An apparatus and method are provided for accessing, by an application running on a first processor, operating system services from an operating system running on a second processor by performing an assisted call. A data plane processor first constructs a parameter area based on the input and output parameters for the function that requires control processor assistance. The current values for the input parameters are copied into the parameter area. An assisted call message is generated based on a combination of a pointer to the parameter area and a specific library function opcode for the library function that is being called. The assisted call message is placed into the processor's stack immediately following a stop-and-signal instruction. The control plane processor is signaled to perform the library function corresponding to the opcode on behalf of the data plane processor by executing a stop and signal instruction.
摘要翻译：提供了一种装置和方法，用于通过执行辅助呼叫从运行在第一处理器上的应用程序访问来自在第二处理器上运行的操作系统的操作系统服务。数据平面处理器首先根据需要控制处理器辅助的功能的输入和输出参数来构建参数区域。输入参数的当前值被复制到参数区域。基于指向参数区域的指针和正被调用的库函数的特定库函数操作码的组合，生成辅助呼叫消息。辅助呼叫消息在紧跟停止和信号指令之后立即放入处理器的堆栈中。通过执行停止和信号指令，用信号通知控制平面处理器代表数据平面处理器执行对应于操作码的库功能。

8. 发明申请

WO2008031730A1 SYSTEM AND METHOD FOR SECURELY SAVING A PROGRAM CONTEXT TO A SHARED MEMORY 审中-公开
标题翻译：将程序保存到共享存储器的系统和方法
公开(公告)号：WO2008031730A1
公开(公告)日：2008-03-20
申请号：PCT/EP2007/059126
申请日：2007-08-31
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION , IBM UNITED KINGDOM LIMITED , NUTTER, Mark, Richard , SHIMIZU, Kanna
发明人： NUTTER, Mark, Richard , SHIMIZU, Kanna
IPC分类号： G06F21/00
CPC分类号： G06F21/71 , G06F21/52 , G06F2221/2105
摘要： A system, method and program product for securely saving a program context to a shared memory is presented. A secured program running on an special purpose processor core running in isolation mode is interrupted. The isolated special purpose processor core is included in a heterogeneous processing environment, that includes purpose processors and general purpose processor cores that each access a shared memory. In isolation mode, the special purpose processor core's local memory is inaccessible from the other heterogeneous processors. The secured program's context is securely saved to the shared memory using a random persistent security data. The lines of code stored in the isolated special purpose processor core's local memory are read along with data values, such as register settings, set by the secured program. The lines of code and data values are encrypted using the persistent security data, and the encrypted code lines and data values are stored in the shared memory.
摘要翻译：提出了一种用于将程序上下文安全地保存到共享存储器的系统，方法和程序产品。在隔离模式下运行的专用处理器核心上运行的安全程序被中断。独立的专用处理器核心包含在异构处理环境中，其中包括各自访问共享内存的目标处理器和通用处理器内核。在隔离模式下，专用处理器核心的本地内存无法从其他异构处理器访问。使用随机持久的安全性数据将安全程序的上下文安全地保存到共享内存中。存储在隔离专用处理器核心的本地存储器中的代码行与安全程序设置的数据值（如寄存器设置）一起读取。使用持久的安全数据对代码和数据值的行进行加密，并将加密的代码行和数据值存储在共享存储器中。

9. 发明申请

WO2008012159A1 LOGICAL PARTITIONING AND VIRTUALIZATION IN A HETEROGENEOUS ARCHITECTURE 审中-公开
标题翻译：异构建筑中的逻辑分区和虚拟化
公开(公告)号：WO2008012159A1
公开(公告)日：2008-01-31
申请号：PCT/EP2007/056412
申请日：2007-06-27
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION , IBM UNITED KINGDOM LIMITED , DAY, Michael, Norman , GSCHWIND, Michael, Karl , NUTTER, Mark, Richard , XENIDIS, James
发明人： DAY, Michael, Norman , GSCHWIND, Michael, Karl , NUTTER, Mark, Richard , XENIDIS, James
IPC分类号： G06F9/50
CPC分类号： G06F9/5077
摘要： A method, apparatus, and computer usable program code for logical partitioning and virtualization in heterogeneous computer architecture. In one illustrative embodiment, a portion of a first set of processors of a first type is allocated to a partition in a heterogeneous logically partit ioned system and a portion of a second set of processors of a second type is allocated to the partition.
摘要翻译：用于异构计算机体系结构中逻辑分区和虚拟化的方法，设备和计算机可用程序代码。在一个说明性实施例中，第一类型的第一组处理器的一部分被分配给异构逻辑分离离子系统中的分区，并且第二类型的第二组处理器的一部分被分配给分区。

10. 发明申请

WO2010063769A2 SYSTEM AND METHOD FOR PHOTOREALISTIC IMAGING WORKLOAD DISTRIBUTION 审中-公开
标题翻译：用于光电成像工作负载分配的系统和方法
公开(公告)号：WO2010063769A2
公开(公告)日：2010-06-10
申请号：PCT/EP2009/066257
申请日：2009-12-02
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION , IBM UNITED KINGDOM LIMITED , MADRUGA, Joaquin , MINOR, Barry , NUTTER, Mark, Richard
发明人： MADRUGA, Joaquin , MINOR, Barry , NUTTER, Mark, Richard
IPC分类号： H04L29/08
CPC分类号： G06T1/20 , G06T15/005 , G06T2210/52 , G09G2352/00 , H04L67/1002 , H04L67/1023 , H04L67/36 , H04L67/42
摘要： A graphics client receives a frame, the frame comprising scene model data. A server load balancing factor and a prospective rendering factor is set. The frame is partitioned into a plurality of server bands based on the server load balancing factor and the prospective rendering factor. The server bands are distributed to a plurality of compute servers. Processed server bands are received from the compute servers. A processed frame is assembled based on the received processed server bands. The processed frame is transmitted for display to a user as an image.
摘要翻译：图形客户端接收帧，该帧包括场景模型数据。设置服务器负载平衡因子和预期渲染因子。基于服务器负载均衡因子和预期渲染因子，将帧划分为多个服务器频带。服务器频带被分发到多个计算服务器。从计算服务器接收处理的服务器频带。基于所接收的处理的服务器频带来组装经处理的帧。被处理的帧被传送以作为图像显示给用户。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式