会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明申请
    • METHOD OF FORMING SILICIDE CONTACTS AND DEVICE INCORPORATING SAME
    • 形成硅氧烷接触的方法和包含它们的装置
    • WO2002075781A2
    • 2002-09-26
    • PCT/US2002/002774
    • 2002-02-01
    • ADVANCED MICRO DEVICES, INC.
    • PELLERIN, John, G.CHEEK, Jon, D.DAWSON, RobertHAUSE, Frederick, N.LUNING, Scott, D.
    • H01L
    • H01L29/66507H01L21/823443H01L29/665H01L29/6653
    • A transistor, comprising a semiconducting substrate (30), a gate insulation layer (48) positioned above the substrate (30), agate electrode (46) positioned above the gate insulation layer (48), a plurality of source/drain regions formed in the substrate (30), a first (40A) and a second (52) sidewall spacer positioned adjacent the gate electrode (46), and a metal silicide layer (54) formed above each of the source/drain regions, a portion of the metal silicide layer (54) being positioned adjacent the first sidewall spacer (40A) and under the second sidewall spacer (52). The method comprises forming a transistor by forming a gate insulation layer (48) and a gate electrode (46) above a semiconducting substrate (30), forming a first sidewall spacer (40A) adjacent the gate electrode (46), forming a metal silicide layer (50) adjacent the first sidewall spacer (40A) and above previously formed implant regions in the substrate, forming a second sidewall spacer (52) above a portion of the metal silicide layer (50) and adjacent the first sidewall spacer (40A), and forming additional metal silicide material (50A) above the metal silicide layer (50) extending beyond the second sidewall spacer (52).
    • 一种晶体管,包括半导体衬底(30),位于衬底(30)上方的栅极绝缘层(48),位于栅极绝缘层(48)上方的玛瑙电极(46),多个源极/漏极区域 基板(30),邻近栅电极(46)定位的第一(40A)和第二(52)侧壁间隔物,以及形成在每个源极/漏极区域上方的金属硅化物层(54) 金属硅化物层(54)定位成邻近第一侧壁间隔物(40A)并位于第二侧壁间隔物(52)下方。 该方法包括通过在半导体衬底(30)上形成栅极绝缘层(48)和栅电极(46)来形成晶体管,形成邻近栅电极(46)的第一侧壁间隔物(40A),形成金属硅化物 邻近第一侧壁间隔物(40A)的层(50)以及衬底中先前形成的注入区域,在金属硅化物层(50)的一部分上方并邻近第一侧壁间隔物(40A)形成第二侧壁间隔物(52) 并且在金属硅化物层(50)之上形成延伸超过第二侧壁间隔物(52)的附加金属硅化物材料(50A)。
    • 7. 发明申请
    • LIGHTLY DOPED DRAIN PROFILE OPTIMIZATION WITH HIGH ENERGY IMPLANTS
    • 用高能量植入物进行轻型排水剖面优化
    • WO1996031904A1
    • 1996-10-10
    • PCT/US1996000971
    • 1996-01-23
    • ADVANCED MICRO DEVICES, INC.
    • ADVANCED MICRO DEVICES, INC.CHANG, Kuang-YehGARDNER, Mark, I.HAUSE, Frederick, N.
    • H01L21/336
    • H01L29/6659H01L29/7833
    • After growth of a thin oxide on a silicon semiconductor body, and formation of a gate thereover, a blanket layer of oxide is deposited over the resulting structure, this oxide layer having, as measured from the surface of the silicon body, relatively thick regions adjacent the sides of the gate and relatively thin regions extending therefrom. Upon implant of ions, the relatively thick regions block ions from passing therethrough into the semiconductor body, while the relatively thin regions allow passage of ions therethrough into the body. After drivein of the ions, the thick layer of oxide is isotopically etched to take a substantially uniform layer therefrom over the entire surface of the thick oxide layer, so that the thick regions thereof are reduced in width. Upon a subsequent ion implant step, the thick regions, now reduced in width from the sides of the gate, block passage of ions therethrough, while the thin regions allow ions therethrough into the silicon body. This process may be continued as chosen to form desired source and drain profile.
    • 在硅半导体本体上生长薄氧化物并在其上形成栅极之后,在所得结构上沉积氧化物覆盖层,该氧化物层具有从硅体表面测量的较厚的相邻区域 门的侧面和从其延伸的相对薄的区域。 在离子注入时,相对较厚的区域阻止离子通过其进入半导体本体,而较薄的区域允许离子通过其进入体内。 在离子的驱动之后,厚厚的氧化物层被同位素蚀刻以在厚氧化物层的整个表面上从其中获得基本均匀的层,使得其厚的区域的宽度减小。 在随后的离子注入步骤中,现在从栅极的侧面减小宽度的厚区域阻止离子通过其中,而薄区域允许离子通过其进入硅体。 该过程可以根据选择继续以形成所需的源极和漏极分布。