专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06556107B2 Dielectric resonator, inductor, capacitor, dielectric filter, oscillator, and communication device 有权
公开(公告)号：US06556107B2
公开(公告)日：2003-04-29
申请号：US10122714
申请日：2002-04-12
申请人： Yohei Ishikawa , Kenichi Iio , Hiroaki Tanaka , Yutaka Ida
发明人： Yohei Ishikawa , Kenichi Iio , Hiroaki Tanaka , Yutaka Ida
IPC分类号： H01P700
CPC分类号： H01P7/10 , H04B1/403
摘要： A dielectric resonator includes a slot line constructed by providing a slot electrode having a spiral slot at either an external face of a dielectric layer or inside the dielectric layer and a shielding conductor provided at a predetermined distance from the slot electrode. The slot line is employed as a resonant line so as to provide a dielectric resonator, an inductor, a capacitor, a dielectric filter, an oscillator, and/or a communication device.

2. 发明授权

US06828867B2 Slot electrode dielectric resonator, inductor, capacitor, dielectric filter, oscillator, and communication device 有权
标题翻译：插槽电极介质谐振器，电感器，电容器，介质滤波器，振荡器和通信装置
公开(公告)号：US06828867B2
公开(公告)日：2004-12-07
申请号：US10359234
申请日：2003-02-06
申请人： Yohei Ishikawa , Kenichi Iio , Hiroaki Tanaka , Yutaka Ida
发明人： Yohei Ishikawa , Kenichi Iio , Hiroaki Tanaka , Yutaka Ida
IPC分类号： H01P700
CPC分类号： H01P7/10 , H04B1/403
摘要： A dielectric resonator includes a slot line constructed by providing a slot electrode having a spiral slot at either an external face of a dielectric layer or inside the dielectric layer and a shielding conductor provided at a predetermined distance from the slot electrode. The slot line is employed as a resonant line so as to provide a dielectric resonator, an inductor, a capacitor, a dielectric filter, an oscillator, and/or a communication device.
摘要翻译：介质谐振器包括通过在电介质层的外表面或电介质层的内部提供具有螺旋槽的槽电极以及设置在与槽电极预定距离处的屏蔽导体构成的槽线。采用槽线作为谐振线，以提供介质谐振器，电感器，电容器，介质滤波器，振荡器和/或通信装置。

3. 发明授权

US06411181B1 Dielectric resonator, inductor, capacitor, dielectric filter, oscillator, and communication device 有权
标题翻译：介质谐振器，电感器，电容器，介质滤波器，振荡器和通信装置
公开(公告)号：US06411181B1
公开(公告)日：2002-06-25
申请号：US09511448
申请日：2000-02-23
申请人： Yohei Ishikawa , Kenichi Iio , Hiroaki Tanaka , Yutaka Ida
发明人： Yohei Ishikawa , Kenichi Iio , Hiroaki Tanaka , Yutaka Ida
IPC分类号： H01P700
CPC分类号： H01P7/10 , H04B1/403
摘要： A dielectric resonator includes a slot line constructed by providing a slot electrode having a spiral slot at either an external face of a dielectric layer or inside the dielectric layer and a shielding conductor provided at a predetermined distance from the slot electrode. The slot line is employed as a resonant line so as to provide a dielectric resonator, an inductor, a capacitor, a dielectric filter, an oscillator, and/or a communication device.
摘要翻译：介质谐振器包括通过在电介质层的外表面或电介质层的内部提供具有螺旋槽的槽电极以及设置在与槽电极预定距离处的屏蔽导体构成的槽线。采用槽线作为谐振线，以提供介质谐振器，电感器，电容器，介质滤波器，振荡器和/或通信装置。

4. 发明授权

US6052087A Antenna device and radar module 失效
标题翻译：天线装置和雷达模块
公开(公告)号：US6052087A
公开(公告)日：2000-04-18
申请号：US056950
申请日：1998-04-08
申请人： Yohei Ishikawa , Koichi Sakamoto , Kenichi Iio , Hideaki Yamada
发明人： Yohei Ishikawa , Koichi Sakamoto , Kenichi Iio , Hideaki Yamada
IPC分类号： H01P7/10 , G01S7/03 , G01S7/28 , H01P5/08 , H01Q13/10 , H01Q13/18 , H01Q13/24 , H01Q13/28 , H01Q15/02 , H01Q19/06 , H01Q1/32
CPC分类号： H01Q13/28 , H01Q13/10 , H01Q13/24 , H01Q19/06 , H01Q19/062
摘要： The invention provides an antenna in which a signal is directly transferred from a planar dielectric transmission line to a primary radiator without having to perform transmission mode conversion from the planar dielectric transmission mode to another mode such as a coplanar transmission mode, a microstrip transmission mode, or a waveguide transmission mode thereby eliminating the transmission loss which would otherwise occur due to the transmission mode conversion. A dielectric resonator is disposed in the vicinity of the end of the planar dielectric transmission line PDTL formed between two slots disposed on both sides of a dielectric plate. Furthermore, a slotted plate, a lens supporting base, and a dielectric lens are disposed one on another.
摘要翻译：本发明提供了一种天线，其中信号从平面电介质传输线直接传送到主辐射器，而不必执行从平面介质传输模式到共面传输模式，微带传输模式等其它模式的传输模式转换。或波导传输模式，从而消除由于传输模式转换而将会发生的传输损耗。介质谐振器设置在形成在介质板两侧的两个槽之间的平面介质传输线PDTL的端部附近。此外，开槽板，透镜支撑基座和介电透镜彼此依次设置。

5. 发明授权

US06504456B2 Communication device having a spurious wave blocking circuit formed of a plural fundamental pattern 失效
标题翻译：通信装置具有由多个基本图案形成的寄生阻挡电路
公开(公告)号：US06504456B2
公开(公告)日：2003-01-07
申请号：US09784802
申请日：2001-02-15
申请人： Kenichi Iio , Yohei Ishikawa
发明人： Kenichi Iio , Yohei Ishikawa
IPC分类号： H01P110
CPC分类号： H01P3/00 , H01P1/16
摘要： Electrodes are formed on the upper and under faces of a dielectric plate. For example, plural fundamental patterns having four ports and a quadrangular shape are arranged thereon. A strip conductor of a two-port circuit is determined so that adjacent two-port circuits of the respective fundamental patterns have a band-stop filter characteristic.
摘要翻译：电极形成在电介质板的上表面和下表面上。例如，具有四个端口和四边形的多个基本图案布置在其上。确定双端口电路的带状导体，使得各个基本图案的相邻两端口电路具有带阻滤波器特性。

6. 发明授权

US6087912A High frequency multi-layer module comprising a dielectric resonator 失效
标题翻译：包括介质谐振器的高频多层模块
公开(公告)号：US6087912A
公开(公告)日：2000-07-11
申请号：US060190
申请日：1998-04-14
申请人： Koichi Sakamoto , Kenichi Iio , Sadao Yamashita , Yohei Ishikawa
发明人： Koichi Sakamoto , Kenichi Iio , Sadao Yamashita , Yohei Ishikawa
IPC分类号： H01L23/12 , H01L23/66 , H01L25/04 , H01L25/18 , H01P1/00 , H01P1/30 , H01P5/08 , H01P7/10 , H03B5/18 , H05K1/02 , H05K1/18
CPC分类号： H01L23/66 , H01L2224/48091 , H01L2224/48227 , H01L2224/49111 , H01L24/48 , H01L24/49 , H01L2924/00014 , H01L2924/01019 , H01L2924/12034 , H01L2924/15153 , H01L2924/1517 , H01L2924/19041 , H05K1/0237 , H05K1/183
摘要： An electronic module, comprising: a dielectric base plate having first and second opposing surfaces on which respective electrodes are disposed such that respective areas at the first and second surfaces are free of electrode material and aligned relative to one another to form a dielectric resonator; a first electronic component coupled to the base plate; and a first circuit sheet having first and second opposing surfaces, at least one aperture between the surfaces, and a conductor pattern disposed on the first surface, the first circuit sheet being disposed on the base plate such that: (i) the first electronic component is at least partially received within the aperture; and (ii) at least part of the conductor pattern is coupled to the dielectric resonator.
摘要翻译：一种电子模块，包括：具有第一和第二相对表面的介电基板，各相应的电极设置在其上，使得第一表面和第二表面处的相应区域不含电极材料并相对于彼此对准以形成介质谐振器; 耦合到所述基板的第一电子部件; 以及第一电路板，其具有第一和第二相对表面，所述表面之间的至少一个孔和布置在所述第一表面上的导体图案，所述第一电路板设置在所述基板上，使得：（i）所述第一电子部件至少部分地接收在所述孔内; 和（ii）至少部分导体图案耦合到介质谐振器。

7. 发明授权

US5986527A Planar dielectric line and integrated circuit using the same line 失效
标题翻译：平面介质线和集成电路采用同一条线
公开(公告)号：US5986527A
公开(公告)日：1999-11-16
申请号：US832305
申请日：1997-04-03
申请人： Yohei Ishikawa , Toshiro Hiratsuka , Sadao Yamashita , Kenichi Iio
发明人： Yohei Ishikawa , Toshiro Hiratsuka , Sadao Yamashita , Kenichi Iio
IPC分类号： H01P3/00 , H01P3/16
CPC分类号： H01P3/00 , H01P3/16
摘要： A small and inexpensive planar dielectric line that can be easily connected to electronic parts, such as ICs, and has smaller conduction losses. The planar dielectric line includes a dielectric substrate having first and second surfaces opposedly facing each other. A first slot having a predetermined width is interposed between first and second electrodes on the first surface of the dielectric substrate. A second slot having the same width as the first slot is disposed between third and fourth electrodes on the second surface of the dielectric substrate. The first and second slots opposedly face each other. The permittivity and the thickness of the dielectric substrate are determined so that a planar electromagnetic wave can propagate in a propagation region of the substrate interposed between the first and second slots while being substantially totally reflected on the first surface of the substrate adjacent to the first slot and the second surface of the substrate near the second slot. When the permittivity and the thickness of the dielectric substrate are determined to meet the following conditions, 80% or more of the total electric field energy is confined within a region which is small enough to substantially eliminate interference with an adjacent line:(relative permittivity of dielectric substrate).gtoreq.10 (thickness "t" of dielectric substrate).gtoreq.0.3 mm. When the relative permittivity is at least 18, 90% or more of the total electric field energy is confined.
摘要翻译：可以容易地连接到诸如IC的电子部件的小且廉价的平面介质线，并且具有较小的传导损耗。平面介质线包括具有彼此面对的第一和第二表面的电介质基板。具有预定宽度的第一槽介于介质基板的第一表面上的第一和第二电极之间。具有与第一槽相同宽度的第二槽设置在电介质基板的第二表面上的第三和第四电极之间。第一和第二槽相对地面对。确定电介质基板的介电常数和厚度，使得平面电磁波可以在介于第一和第二槽之间的基板的传播区域中传播，同时基本上完全反射在与第一槽相邻的基板的第一表面上以及在第二槽附近的衬底的第二表面。当介电基片的介电常数和厚度确定为满足以下条件时，总电场能量的80％以上被限制在足够小的区域，以便基本上消除与相邻线的干涉：（相对介电常数介电基片）> = 10（介电基片的厚度“t”）= 0.3mm。当相对介电常数至少为18时，限制了总电场能量的90％以上。

8. 发明授权

US06717492B2 Planar dielectric integrated circuit with line conversion conductor patterns 失效
标题翻译：具有线路转换导体图案的平面介质集成电路
公开(公告)号：US06717492B2
公开(公告)日：2004-04-06
申请号：US10072533
申请日：2002-02-08
申请人： Yohei Ishikawa , Koichi Sakamoto , Sadao Yamashita , Kenichi Iio
发明人： Yohei Ishikawa , Koichi Sakamoto , Sadao Yamashita , Kenichi Iio
IPC分类号： H01P710
CPC分类号： H01P3/165 , H01L23/66 , H01L2924/0002 , H01L2924/3011 , H01P3/16 , H01L2924/00
摘要： A planar dielectric integrated circuit is provided such that energy conversion loss between a planar dielectric line and electronic components is small and that impedance matching between them can be easily obtained. A planar dielectric line is provided by causing two slots to oppose each other with a dielectric plate interposed in between, a slot line and line-conversion conductor patterns are provided in the end portions of the planar dielectric line, and an FET is disposed in such a manner as to be extended over the slot line.
摘要翻译：提供了平面介质集成电路，使得平面介质线和电子部件之间的能量转换损耗小，并且可以容易地获得它们之间的阻抗匹配。通过使两个槽彼此相对地插入介质板来提供平面介质线，在平面介质线的端部设置槽线和线转换导体图案，并且将FET布置在其中一种在槽线上延伸的方式。

9. 发明授权

US06515554B2 High-frequency circuit device and communication apparatus 失效
公开(公告)号：US06515554B2
公开(公告)日：2003-02-04
申请号：US09963248
申请日：2001-09-26
申请人： Yohei Ishikawa , Kenichi Iio , Takatoshi Kato , Koichi Sakamoto
发明人： Yohei Ishikawa , Kenichi Iio , Takatoshi Kato , Koichi Sakamoto
IPC分类号： H01P308
CPC分类号： H01P5/187 , H01P1/16 , H01P3/003 , H01P3/006 , H01P3/023 , H01P3/165 , H01P5/107 , H01P5/184 , H01P7/10
摘要： Electrodes are formed on both top and bottom surfaces of a dielectric plate and grounded coplanar lines, as transmission lines, are formed on the top surface of the dielectric plate. A plurality of micro-strip lines, each composed of high-impedance lines and low-impedance lines alternately connected in series, is arranged at a pitch shorter than the wavelength of a wave traveling along the grounded coplanar lines. A spurious mode propagation blocking circuit thus constructed prevents a spurious mode wave, such as a parallel-plate mode, from traveling.

10. 发明授权

US06445255B1 Planar dielectric integrated circuit 失效
公开(公告)号：US06445255B1
公开(公告)日：2002-09-03
申请号：US09031981
申请日：1998-02-26
申请人： Yohei Ishikawa , Koichi Sakamoto , Sadao Yamashita , Kenichi Iio
发明人： Yohei Ishikawa , Koichi Sakamoto , Sadao Yamashita , Kenichi Iio
IPC分类号： H03B714
CPC分类号： H01P3/165 , H01L23/66 , H01L2924/0002 , H01L2924/3011 , H01P3/16 , H01L2924/00
摘要： A planar dielectric integrated circuit is provided such that energy conversion loss between a planar dielectric line and electronic components is small and that impedance matching between them can be easily obtained. A planar dielectric line is provided by causing two slots to oppose each other with a dielectric plate interposed in between, a slot line and line-conversion conductor patterns are provided in the end portions of the planar dielectric line, and an FET is disposed in such a manner as to be extended over the slot line.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式