专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07782084B1 Integrated circuit with reconfigurable inputs/outputs 有权
标题翻译：具有可重配置输入/输出的集成电路
公开(公告)号：US07782084B1
公开(公告)日：2010-08-24
申请号：US12012672
申请日：2008-02-04
申请人： Vinay Raja Iyengar , Venkat Rajendher Reddy Gaddam , Bindiganavale S. Nataraj
发明人： Vinay Raja Iyengar , Venkat Rajendher Reddy Gaddam , Bindiganavale S. Nataraj
IPC分类号： G06F7/38
CPC分类号： H03K19/1732 , H03K19/17744
摘要： An integrated circuit device can include a core section coupled to a plurality of signal paths having a predetermined physical order with respect to one another. A configuration circuit can selectively connect each signal path to a corresponding one of a plurality of physical connection points to the IC device according to one of at least two different physical orders in response to configuration information.
摘要翻译：集成电路设备可以包括耦合到具有相对于彼此的预定物理顺序的多个信号路径的核心部分。响应于配置信息，配置电路可以根据至少两个不同的物理顺序中的一个选择性地将每个信号路径连接到多个物理连接点中的对应的一个到IC设备。

2. 发明授权

US08324929B1 Integrated circuit with reconfigurable inputs/outputs 有权
标题翻译：具有可重配置输入/输出的集成电路
公开(公告)号：US08324929B1
公开(公告)日：2012-12-04
申请号：US12826124
申请日：2010-06-29
申请人： Vinay Raja Iyengar , Venkat Rajendher Reddy Gaddam , Bindiganavale S. Nataraj
发明人： Vinay Raja Iyengar , Venkat Rajendher Reddy Gaddam , Bindiganavale S. Nataraj
IPC分类号： H03K19/173 , H03K19/00
CPC分类号： H03K19/1732 , H03K19/17744
摘要： An integrated circuit device can include a core section coupled to a plurality of signal paths having a predetermined physical order with respect to one another. A configuration circuit can selectively connect each signal path to a corresponding one of a plurality of physical connection points to the IC device according to one of at least two different physical orders in response to configuration information.
摘要翻译：集成电路设备可以包括耦合到具有相对于彼此的预定物理顺序的多个信号路径的核心部分。响应于配置信息，配置电路可以根据至少两个不同的物理顺序中的一个选择性地将每个信号路径连接到多个物理连接点中的对应的一个到IC设备。

3. 发明授权

US08031501B1 Segmented content addressable memory device having pipelined compare operations 有权
标题翻译：具有流水线比较操作的分段内容可寻址存储器设备
公开(公告)号：US08031501B1
公开(公告)日：2011-10-04
申请号：US12909714
申请日：2010-10-21
申请人： Bindiganavale S. Nataraj , Chetan Deshpande , Vinay Iyengar , Sandeep Khanna
发明人： Bindiganavale S. Nataraj , Chetan Deshpande , Vinay Iyengar , Sandeep Khanna
IPC分类号： G11C15/00
CPC分类号： G11C15/04 , G11C15/00
摘要： Present embodiments describe a CAM device having a segmented CAM array. Each segment of the CAM array, or cell blocks, includes one or more rows of CAM cells. One or more of the cell blocks in the CAM array are selectively enabled during a search operation based on a detected matching condition of another cell block. By selectively enabling cell blocks during search operations only when needed, energy consumption is reduced. Selectively enabling a cell block includes selectively pre-charging match lines to the cell block, selectively enabling word lines to the cell block, and selectively enabling comparand line to the cell block. In accordance with certain embodiments, the CAM device is configurable to perform search operations in a pipelined manner. Accordingly, the CAM device is capable of performing multiple search operations simultaneously.
摘要翻译：本实施例描述具有分段CAM阵列的CAM设备。 CAM阵列或单元块的每个段包括一行或多行CAM单元。基于检测到的另一个单元块的匹配条件，在搜索操作期间，CAM阵列中的一个或多个单元块被选择性地使能。通过在搜索操作期间仅在需要时选择性地使能单元块，能量消耗降低。选择性地启用单元块包括选择性地将匹配线预充电到单元块，选择性地使得字线到单元块，以及选择性地使能与单元块的比较线。根据某些实施例，CAM设备可配置为以流水线方式执行搜索操作。因此，CAM设备能够同时执行多个搜索操作。

4. 发明授权

US07920398B1 Adaptive match line charging 有权
标题翻译：自适应匹配线充电
公开(公告)号：US07920398B1
公开(公告)日：2011-04-05
申请号：US12887267
申请日：2010-09-21
申请人： Sandeep Khanna , Bindiganavale S. Nataraj , Chetan Deshpande , Vinay Iyengar
发明人： Sandeep Khanna , Bindiganavale S. Nataraj , Chetan Deshpande , Vinay Iyengar
IPC分类号： G11C15/00
CPC分类号： G11C15/04 , G11C7/12
摘要： A content addressable memory (CAM) device having any number of rows, each of the rows including a match line connected to a plurality of CAM cells, a match line detector circuit, and a pre-charge circuit. The detector circuit detects a voltage of the match line and generates a feedback signal based on the detected match line voltage. The pre-charge circuit adaptively charges the match line in response to the feedback signal.
摘要翻译：一种具有任意行数的内容可寻址存储器（CAM）器件，每行包括连接到多个CAM单元的匹配线，匹配线检测器电路和预充电电路。检测器电路检测匹配线的电压，并基于检测到的匹配线电压产生反馈信号。预充电电路响应于反馈信号自适应地对匹配线进行充电。

5. 发明授权

US06906937B1 Bit line control circuit for a content addressable memory 有权
标题翻译：位线控制电路，用于内容可寻址存储器
公开(公告)号：US06906937B1
公开(公告)日：2005-06-14
申请号：US10394983
申请日：2003-03-21
申请人： Bindiganavale S. Nataraj
发明人： Bindiganavale S. Nataraj
IPC分类号： G11C15/04 , G11C15/00
CPC分类号： G11C15/04
摘要： A bit line control circuit is coupled between a bit line of an associated Content Addressable Memory (CAM). Array and a supply voltage. The bit line control circuit adjusts the charge current for the bit line in response to a bit line control signal. For some embodiments, the bit line control circuit includes a dynamic component and a static component to control the bit line.
摘要翻译：位线控制电路耦合在相关联的内容可寻址存储器（CAM）的位线之间。阵列和电源电压。位线控制电路响应于位线控制信号调整位线的充电电流。对于一些实施例，位线控制电路包括用于控制位线的动态分量和静态分量。

6. 发明授权

US06714430B1 Content addressable memory having column redundancy 有权
标题翻译：内容可寻址内存，具有列冗余
公开(公告)号：US06714430B1
公开(公告)日：2004-03-30
申请号：US10143051
申请日：2002-05-10
申请人： Varadarajan Srinivasan , Bindiganavale S. Nataraj , Sandeep Khanna
发明人： Varadarajan Srinivasan , Bindiganavale S. Nataraj , Sandeep Khanna
IPC分类号： G11C1500
CPC分类号： G11C29/846 , G11C15/00 , G11C29/848
摘要： A content addressable memory (CAM) having a main array including a plurality of columns of CAM cells, a spare column of CAM cells selectable to functionally replace a defective column of CAM cells in the main array, a steering circuit for steering data corresponding to the defective column to the spare column, and a global mask circuit for masking the defective column during a compare operation.
摘要翻译：一种内容可寻址存储器（CAM），其具有包括多个CAM单元列的主阵列，可选择功能地替换主阵列中的CAM单元的缺陷列的CAM单元的备用列，用于转向对应于缺陷列到备用列，以及全局掩模电路，用于在比较操作期间屏蔽缺陷列。

7. 发明授权

US06567340B1 Memory storage cell based array of counters 有权
标题翻译：内存存储单元阵列的计数器
公开(公告)号：US06567340B1
公开(公告)日：2003-05-20
申请号：US09846513
申请日：2001-04-30
申请人： Bindiganavale S. Nataraj , Varadarajan Srinivasan , Sandeep Khanna
发明人： Bindiganavale S. Nataraj , Varadarajan Srinivasan , Sandeep Khanna
IPC分类号： G11C800
CPC分类号： G11C8/04 , G11C15/04 , H03K3/356139 , H03K23/56
摘要： A multi-counter based system having a counter array. Each counter of the array having a memory cell. The system also includes an address decoder coupled to the counter array to select at least one of the memory cells within the counter array and read/write circuitry coupled to the counter array to pass data with the counter array.
摘要翻译：一种具有计数器阵列的多计数器系统。阵列的每个计数器具有存储单元。该系统还包括耦合到计数器阵列的地址解码器，以选择计数器阵列内的至少一个存储单元和耦合到计数器阵列的读/写电路，以便与计数器阵列传递数据。

8. 发明授权

US06445628B1 Row redundancy in a content addressable memory 有权
标题翻译：内容可寻址内存中的行冗余
公开(公告)号：US06445628B1
公开(公告)日：2002-09-03
申请号：US09886235
申请日：2001-06-18
申请人： Jose Pio Pereira , Varadarajan Srinivasan , Bindiganavale S. Nataraj , Sandeep Khanna
发明人： Jose Pio Pereira , Varadarajan Srinivasan , Bindiganavale S. Nataraj , Sandeep Khanna
IPC分类号： G11C700
CPC分类号： G11C15/04 , G11C15/00 , G11C29/785 , G11C29/816
摘要： A CAM device that allows defective rows in one CAM block to be functionally replaced by spare rows from any CAM block in the device. In some embodiments, the CAM device includes a main address decoder, a plurality of CAM blocks, a corresponding plurality of spare address decoders, and a block select circuit. In one embodiment, each CAM block includes a main CAM array having a plurality of rows of CAM cells each coupled to a corresponding word line, and a spare row of CAM cells coupled to a spare word line. Each spare row may be used to functionally replace a defective row in the same CAM block or in any other CAM block by programming the address of the defective row into the corresponding spare address decoder.
摘要翻译： CAM设备允许一个CAM块中的有缺陷的行由设备中任何CAM块的备用行功能替换。在一些实施例中，CAM设备包括主地址解码器，多个CAM块，对应的多个备用地址解码器和块选择电路。在一个实施例中，每个CAM块包括具有多个CAM单元的行的主CAM阵列，每个CAM单元耦合到对应的字线，以及耦合到备用字线的一组备用的CAM单元。每个备用行可以用于通过将缺陷行的地址编程到相应的备用地址解码器中来功能地替换同一CAM块或任何其他CAM块中的有缺陷的行。

9. 发明授权

US06418042B1 Ternary content addressable memory with compare operand selected according to mask value 有权
标题翻译：根据掩码值选择比较操作数的三进制内容可寻址存储器
公开(公告)号：US06418042B1
公开(公告)日：2002-07-09
申请号：US09150517
申请日：1998-09-09
申请人： Varadarajan Srinivasan , Bindiganavale S. Nataraj , Sandeep Khanna
发明人： Varadarajan Srinivasan , Bindiganavale S. Nataraj , Sandeep Khanna
IPC分类号： G11C1500
CPC分类号： G11C15/04 , G11C15/00
摘要： A content addressable memory (CAM) device. The CAM device is a synchronous device that may perform all of the following operations all in one clock cycle: (1) receive comparand data from a comparand bus; (2) receive an instruction from an instruction bus instructing the CAM device to compare the comparand data with a first group of CAM cells in a CAM array; (3) perform the comparison of the comparand data with the first group of CAM cells; (4) generate a match address for a location in the CAM array that stores data matching the comparand data; (5) access data stored in a second group of the CAM cells in the CAM array, wherein the second group of CAM cells may store data associated with the matched location; and (6) output to an output bus the match address, the data stored in the second group of CAM cells, and/or status information corresponding to the matched address or the second group of CAM cells. The status information may include a match flag, multiple match flag, full flag, skip bit, empty bit, or a device identification for the CAM device. The CAM array may also include ternary CAM cells that are individually maskable so as to effectively store either a logic one, logic zero, or a don't care state for compare operations.
摘要翻译：内容可寻址存储器（CAM）设备。 CAM设备是同步设备，其可以在一个时钟周期内执行所有以下操作：（1）从比较总线接收比较数据; （2）从指令总线接收指令，指示CAM设备将比较数据与CAM阵列中的第一组CAM单元进行比较; （3）比较数据与第一组CAM单元进行比较; （4）生成CAM阵列中存储与比较数据匹配的数据的位置的匹配地址; （5）访问存储在CAM阵列中的CAM单元的第二组中的数据，其中第二组CAM单元可以存储与匹配位置相关联的数据; 和（6）向输出总线输出匹配地址，存储在第二组CAM单元中的数据和/或与匹配地址或第二组CAM单元相对应的状态信息。状态信息可以包括用于CAM设备的匹配标志，多重匹配标志，满标志，跳过位，空位或设备标识。 CAM阵列还可以包括可单独屏蔽的三进制CAM单元，以便有效地存储逻辑1，逻辑0或用于比较操作的无关状态。

10. 发明授权

US06249467B1 Row redundancy in a content addressable memory 有权
标题翻译：内容可寻址内存中的行冗余
公开(公告)号：US06249467B1
公开(公告)日：2001-06-19
申请号：US09590779
申请日：2000-06-08
申请人： Jose Pio Pereira , Varadarajan Srinivasan , Bindiganavale S. Nataraj , Sandeep Khanna
发明人： Jose Pio Pereira , Varadarajan Srinivasan , Bindiganavale S. Nataraj , Sandeep Khanna
IPC分类号： G11C700
CPC分类号： G11C15/04 , G11C15/00 , G11C29/785 , G11C29/816
摘要： A CAM device that allows defective rows in one CAM block to be functionally replaced by spare rows from any CAM block in the device. In some embodiments, the CAM device includes a main address decoder, a plurality of CAM blocks, a corresponding plurality of spare address decoders, and a block select circuit. In one embodiment, each CAM block includes a main CAM array having a plurality of rows of CAM cells each coupled to a corresponding word line, and a spare row of CAM cells coupled to a spare word line. Each spare row may be used to functionally replace a defective row in the same CAM block or in any other CAM block by programming the address of the defective row into the corresponding spare address decoder. During subsequent read or write operations, an input address is compared with the programmed addresses stored in the spare address decoders. If there is match, thereby indicating that the selected row is defective and has been replaced, the address decoder storing the matching programmed address enables the spare row in the corresponding CAM block, and the block select circuit enables the corresponding CAM block for the operation, so that the read or write operation accesses the spare row instead of the defective row. If there is not a match, the spare address decoder does not enable the corresponding spare word line, and the block select circuit enables the CAM block identified by the input address for the operation.
摘要翻译： CAM设备允许一个CAM块中的有缺陷的行由设备中任何CAM块的备用行功能替换。在一些实施例中，CAM设备包括主地址解码器，多个CAM块，对应的多个备用地址解码器和块选择电路。在一个实施例中，每个CAM块包括具有多个CAM单元的行的主CAM阵列，每个CAM单元耦合到对应的字线，以及耦合到备用字线的一组备用的CAM单元。每个备用行可以用于通过将缺陷行的地址编程到相应的备用地址解码器中来功能地替换同一CAM块或任何其他CAM块中的有缺陷的行。在随后的读取或写入操作期间，将输入地址与存储在备用地址解码器中的编程地址进行比较。如果存在匹配，从而指示所选行有缺陷并被替换，则存储匹配的编程地址的地址解码器使能相应CAM块中的备用行，并且块选择电路使能相应的CAM块进行操作，使得读取或写入操作访问备用行而不是有缺陷的行。如果不匹配，则备用地址解码器不启用相应的备用字线，并且块选择电路使能由输入地址识别的CAM块用于操作。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式