会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Transmitters and receivers using a jitter-attenuated clock derived from a gapped clock reference
    • 使用抖动衰减时钟的发射器和接收器,该时钟源从有间隙时钟参考
    • US08855258B1
    • 2014-10-07
    • US13250794
    • 2011-09-30
    • Viet DoSimon Pang
    • Viet DoSimon Pang
    • H04L7/00
    • H04L7/033H04J3/076
    • A system and method are provided for resynchronizing a transmission signal using a jitter-attenuated clock derived from an asynchronous gapped clock. A first-in first-out (FIFO) memory accepts an asynchronous gapped clock derived from a first clock having a first frequency. The gapped clock has an average second frequency less than the first frequency. The input serial stream of data is loaded at a rate responsive to the gapped clock. A dynamic numerator (DN) and dynamic denominator (DD) are iteratively calculated for the gapped clock, averaged, and an averaged numerator (A and an averaged denominator (AD) are generated. The first frequency is multiplied by the ratio of AN/AD to create a jitter-attenuated second clock having the second frequency. The FIFO memory accepts the jitter-attenuated second clock and supplies data from memory at the second frequency. A framer accepts the data from the FIFO memory and the jitter-attenuated second clock.
    • 提供了一种系统和方法,用于使用从异步间隔时钟导出的抖动衰减时钟重新同步传输信号。 先进先出(FIFO)存储器接收从具有第一频率的第一时钟导出的异步间隔时钟。 间隔时钟的平均第二频率小于第一频率。 数据的输入串行流以响应于有间隙的时钟的速率加载。 对于有间隙的时钟进行迭代计算动态分子(DN)和动态分母(DD),得到平均分子(A和平均分母(AD)),第一个频率乘以AN / AD 创建具有第二频率的抖动衰减的第二时钟,FIFO存储器接受抖动衰减的第二时钟并以第二频率从存储器提供数据,成帧器接收来自FIFO存储器的数据和抖动衰减的第二时钟。
    • 3. 发明授权
    • Frequency crossing detection using opposing pattern detectors
    • 使用相反的图案检测器进行频率检测
    • US08138801B1
    • 2012-03-20
    • US12892723
    • 2010-09-28
    • Viet DoSimon Pang
    • Viet DoSimon Pang
    • H03D13/00
    • H03D13/003
    • A system and method are provided for matching a signal (compClk) to a particular frequency band in a multiband communications device. The method accepts a compClk signal, a frequency source is selected from sources collectively covering a range of frequency bands, and a reference clock is supplied from the selected source. If the frequency of the compClk is greater than the reference clock frequency, a high frequency window sampler supplies a first frequency pattern detector output signal (fpdOut—1). Simultaneously, a low frequency window sampler compares the compClk signal with the reference clock. If the frequency of the compClk is less than the reference clock frequency, the low frequency window sampler supplies a second frequency pattern detector output signal (fpdOut—2). The selected frequency source is compared to fpdOut—1 and fpdOut—2 signals, and a determination is made as to whether the selected frequency source coarsely matches the compClk frequency.
    • 提供了一种用于将信号(compClk)与多频带通信设备中的特定频带进行匹配的系统和方法。 该方法接收compClk信号,从共同覆盖频带范围的源选择频率源,并且从所选择的源提供参考时钟。 如果compClk的频率大于参考时钟频率,则高频窗口采样器提供第一频率模式检测器输出信号(fpdOut-1)。 同时,低频窗口采样器将compClk信号与参考时钟进行比较。 如果compClk的频率小于参考时钟频率,则低频窗口采样器提供第二频率模式检测器输出信号(fpdOut-2)。 将所选频率源与fpdOut-1和fpdOut-2信号进行比较,并确定所选择的频率源是否与compClk频率粗略匹配。
    • 5. 发明授权
    • Jitter-attenuated clock using a gapped clock reference
    • 使用有间隙时钟参考的抖动衰减时钟
    • US08666011B1
    • 2014-03-04
    • US13091052
    • 2011-04-20
    • Viet DoSimon Pang
    • Viet DoSimon Pang
    • H04L7/00
    • H04L7/033H04J3/076
    • A system and method are provided for generating a jitter-attenuated clock using an asynchronous gapped clock source. The method accepts a first reference clock having a first frequency. Using the first reference clock, an asynchronous gapped clock is generated having an average second frequency less than the first frequency. A dynamic numerator (DN) and dynamic denominator (DD) are iteratively calculated for the gapped clock. Then, DN and DD are averaged. In response to the averaging, an averaged numerator (AN) and an averaged denominator (AD) are generated. Finally, the first frequency (first reference clock) is multiplied by the ratio of AN/AD to create a jitter-attenuated second clock having the second frequency.
    • 提供了一种使用异步间隔时钟源来产生抖动衰减时钟的系统和方法。 该方法接受具有第一频率的第一参考时钟。 使用第一参考时钟,产生具有小于第一频率的平均第二频率的异步间隔时钟。 对于有间隙的时钟,迭代地计算动态分子(DN)和动态分母(DD)。 然后,DN和DD被平均。 响应于平均,生成平均分子(AN)和平均分母(AD)。 最后,将第一频率(第一参考时钟)乘以AN / AD的比率以产生具有第二频率的抖动衰减的第二时钟。
    • 6. 发明授权
    • Adaptive phase-locked loop (PLL) multi-band calibration
    • 自适应锁相环(PLL)多频带校准
    • US08358159B1
    • 2013-01-22
    • US13045032
    • 2011-03-10
    • Mehmet Mustafa EkerViet DoSimon Pang
    • Mehmet Mustafa EkerViet DoSimon Pang
    • H03L7/06
    • H03L7/095
    • Adaptive multi-band frequency calibration is provided for a phase-locked loop (PLL). A voltage controller oscillator (VCO) is initially selected nominally associated with first synthesized signal frequency, where the VCO is selected from a plurality of n VCOs, and each VCO is tunable across a band of synthesized signal frequencies. A lock detector compares a nominal first synthesized signal frequency to a reference signal frequency. In response to sensing a difference between the nominal first synthesizer and reference signal frequencies, an out-of-lock condition is asserted and a VCO is reselected from the plurality of n VCOs. A mid-point control voltage is supplied to a control voltage input of the reselected VCO. A difference is measured between a mid-point synthesized signal frequency and the reference signal frequency. If the difference is less than a first threshold, the reselected VCO is assigned to generate the first synthesized signal frequency.
    • 为锁相环(PLL)提供自适应多频带频率校准。 最初选择与第一合成信号频率相关联的电压控制器振荡器(VCO),其中从多个n个VCO选择VCO,并且每个VCO可跨越合成信号频率的频带进行可调。 锁定检测器将标称第一合成信号频率与参考信号频率进行比较。 响应于感测标称第一合成器和参考信号频率之间的差异,断言失锁状态并且从多个n个VCO重新选择VCO。 中点控制电压被提供给重新选择的VCO的控制电压输入。 在中点合成信号频率和参考信号频率之间测量差异。 如果差值小于第一阈值,则重新选择的VCO被分配以产生第一合成信号频率。
    • 7. 发明授权
    • Frequency pattern detector
    • 频率模式检测器
    • US07956649B1
    • 2011-06-07
    • US12843534
    • 2010-07-26
    • Simon PangViet Do
    • Simon PangViet Do
    • H03D13/00
    • H03D13/00
    • A window sampling system and method are provided for comparing a signal with an unknown frequency to a reference clock. A pattern modulator accepts a compClk signal and supplies a test window with a period equal to n compClk periods, where n is an integer greater than 1. A pattern detector accepts the test window and a reference clock, and contrasts the test window with the reference clock. In response to failing to fit n reference clock periods inside the test window, the pattern detector supplies a frequency pattern detector output signal (fpdOut) indicating that the frequency of the compClk is greater than the reference clock frequency.
    • 提供了一种用于将具有未知频率的信号与参考时钟进行比较的窗口采样系统和方法。 模式调制器接受compClk信号并提供具有等于n个compClk周期的周期的测试窗口,其中n是大于1的整数。模式检测器接受测试窗口和参考时钟,并将测试窗口与参考对象 时钟。 响应于在测试窗口内未配合n个参考时钟周期,模式检测器提供指示compClk的频率大于参考时钟频率的频率模式检测器输出信号(fpdOut)。
    • 10. 发明授权
    • Frequency lock detection
    • 频锁检测
    • US08059774B2
    • 2011-11-15
    • US12129477
    • 2008-05-29
    • Shyang Kye KongSimon PangPhilip Michael Clovis
    • Shyang Kye KongSimon PangPhilip Michael Clovis
    • H04L7/00
    • H04L7/0004H03L7/095H03L7/113H04L7/033
    • A system and method are provided for detecting the frequency acquisition of a synthesized signal in a non-synchronous communications receiver. The method accepts a non-synchronous communication signal having an input data signaling frequency, and compares the input data signaling frequency to a synthesized signal frequency. In response to the comparing, a difference signal pulse is generated. More explicitly, the difference signal is generated at a rate responsive to the difference between the input data signaling frequency and the synthesized signal frequency. The method counts synthesized signal pulses occurring simultaneously with the difference signal pulse. If the counted synthesized signal pulses exceed a threshold (before the disappearance of the difference signal pulse), it is determined that the input data signaling frequency is about equal to the synthesized signal frequency, and a lock signal is generated.
    • 提供一种用于检测非同步通信接收机中的合成信号的频率获取的系统和方法。 该方法接受具有输入数据信令频率的非同步通信信号,并将输入数据信令频率与合成信号频率进行比较。 响应于比较,产生差分信号脉冲。 更明确地说,差分信号以响应于输入数据信号频率和合成信号频率之差的速率产生。 该方法对与差分信号脉冲同时出现的合成信号脉冲进行计数。 如果计数的合成信号脉冲超过阈值(在差信号脉冲消失之前),则确定输入数据信令频率大约等于合成信号频率,并产生锁定信号。